{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T06:46:58Z","timestamp":1780555618543,"version":"3.54.1"},"reference-count":50,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T00:00:00Z","timestamp":1758585600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T00:00:00Z","timestamp":1758585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Iran J Comput Sci"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1007\/s42044-025-00325-w","type":"journal-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T15:54:27Z","timestamp":1758642867000},"page":"2475-2496","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Distributed arithmetic computation-based 2D FIR Filter Bank with parallel processing and symmetry concepts"],"prefix":"10.1007","volume":"8","author":[{"given":"Venkata Krishna","family":"Odugu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Harish Babu","family":"Gade","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2025,9,23]]},"reference":[{"issue":"7","key":"325_CR1","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1109\/TCS.1976.1084236","volume":"23","author":"R Mersereau","year":"1976","unstructured":"Mersereau, R., Mecklenbrauker, W., Quatieri, T.: Mcclellan transformations for two-dimensional digital filtering-Part I: design. IEEE Trans. Circuits Syst. 23(7), 405\u2013414 (1976)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"325_CR2","doi-asserted-by":"crossref","unstructured":"Khoo, I.H., Reddy, H.C., Van, L.D., Lin, C.T.: Generalized formulation of 2-D filter structures without global broadcast for VLSI implementation. In: 2010 53rd IEEE international midwest symposium on circuits and systems, IEEE, pp. 426\u2013429, (2010).","DOI":"10.1109\/MWSCAS.2010.5548755"},{"key":"325_CR3","doi-asserted-by":"crossref","unstructured":"Mohanty, B.K., Al-Maadeed, S., Amira, A.: Systolic architecture for hardware implementation of two-dimensional non-separable filter-bank. In: 2013 8th IEEE design and test symposium, IEEE, pp. 1\u20136, (2013).","DOI":"10.1109\/IDT.2013.6727130"},{"issue":"6","key":"325_CR4","doi-asserted-by":"publisher","first-page":"1689","DOI":"10.1007\/s00034-013-9727-8","volume":"33","author":"L Aksoy","year":"2014","unstructured":"Aksoy, L., Flores, P., Monteiro, J.: A tutorial on multiplierless design of FIR filters: algorithms and architectures. Circuits Syst. Signal Process. 33(6), 1689\u20131719 (2014)","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"325_CR5","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1109\/TCSVT.2016.2603068","volume":"28","author":"GD Licciardo","year":"2016","unstructured":"Licciardo, G.D., Cappetta, C., Benedetto, L.D., Rubino, A., Liguori, R.: Multiplier-less stream processor for 2-D filtering in visual search applications. IEEE Trans. Circuits Syst. Video Technol. 28(1), 267\u2013272 (2016)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"325_CR6","doi-asserted-by":"crossref","unstructured":"Chen, P.Y., Van L.D., Reddy, H.C., Khoo, I.H.: Area-efficient 2-D digital filter architectures possessing diagonal and four-fold rotational symmetries. In: 2013 9th international conference on information, communications & signal process, IEEE, pp. 1\u20135, (2013).","DOI":"10.1109\/ICICS.2013.6782888"},{"issue":"no. 6","key":"325_CR7","first-page":"436","volume":"143","author":"BK Mohanty","year":"1996","unstructured":"Mohanty, B.K., Meher, P.K.: Cost-effective novel flexible cell-level systolic architecture for high throughput implementation of 2-D FIR filters. IEE Proc. 143(6), 436\u2013439 (1996)","journal-title":"IEE Proc."},{"issue":"1","key":"325_CR8","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TMSCS.2017.2695588","volume":"4","author":"M Alawad","year":"2017","unstructured":"Alawad, M., Lin, M.: Memory-efficient probabilistic 2-D Finite Impulse Response (FIR) filter. IEEE Transact. Multi-Scale Comput. Syst. 4(1), 69\u201382 (2017)","journal-title":"IEEE Transact. Multi-Scale Comput. Syst."},{"issue":"1","key":"325_CR9","first-page":"120","volume":"61","author":"BK Mohanty","year":"2014","unstructured":"Mohanty, B.K., Meher, P.K., Amira, A.: Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters. IEEE Trans. Circuits Syst. I 61(1), 120\u2013133 (2014)","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"325_CR10","doi-asserted-by":"publisher","first-page":"2934","DOI":"10.1007\/s00034-017-0698-z","volume":"37","author":"P Kumar","year":"2018","unstructured":"Kumar, P., Shrivastava, P.C., Tiwari, M., Dhawan, A.: ASIC implementation of area-efficient, high-throughput 2-D IIR filter using distributed arithmetic. Circuits Syst. Signal Process. 37, 2934\u20132957 (2018)","journal-title":"Circuits Syst. Signal Process."},{"key":"325_CR11","doi-asserted-by":"publisher","first-page":"1099","DOI":"10.1007\/s00034-018-0897-2","volume":"38","author":"P Kumar","year":"2019","unstructured":"Kumar, P., Shrivastava, P.C., Tiwari, M., Mishra, G.R.: High-throughput, area-efficient architecture of 2-D block FIR filter using distributed arithmetic algorithm. Circuits Syst. Signal Process. 38, 1099\u20131113 (2019)","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"325_CR12","first-page":"927","volume":"8","author":"VK Odugu","year":"2019","unstructured":"Odugu, V.K., Narasimhulu, C.V., Prasad, K.S.: Implementation of low power and memory efficient 2-D FIR filter architecture. Int. J. Recent Technol. Eng. 8(1), 927\u2013935 (2019)","journal-title":"Int. J. Recent Technol. Eng."},{"issue":"2","key":"325_CR13","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1007\/s10470-021-01853-8","volume":"108","author":"VD Christilda","year":"2021","unstructured":"Christilda, V.D., Milton, A.: Speed, power and area efficient 2-D FIR digital filter using vedic multiplier with predictor and reusable logic. Analog Integr. Circuits Signal Process. 108(2), 323\u2013333 (2021)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"11","key":"325_CR14","doi-asserted-by":"publisher","first-page":"3653","DOI":"10.1002\/cta.3114","volume":"49","author":"VK Odugu","year":"2021","unstructured":"Odugu, V.K., Narasimhulu, C.V., Prasad, K.S.: An efficient VLSI architecture of 2-D finite impulse response filter using enhanced approximate compressor circuits. Int. J. Circ. Theory Appl. 49(11), 3653\u20133668 (2021)","journal-title":"Int. J. Circ. Theory Appl."},{"issue":"no. 3","key":"325_CR15","first-page":"583","volume":"18","author":"VK Odugu","year":"2022","unstructured":"Odugu, V.K., Narasimhulu, C.V., Prasad, K.S.: Implementation of low power generic 2-D FIR filter bank architecture using memory-based multipliers. J. Mob. Multimed. 18(3), 583\u2013602 (2022)","journal-title":"J. Mob. Multimed."},{"key":"325_CR16","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1016\/j.vlsi.2022.01.004","volume":"84","author":"VK Odugu","year":"2022","unstructured":"Odugu, V.K., Narasimhulu, C.V., Prasad, K.S.: A novel filter-bank architecture of 2-D-FIR symmetry filters using LUT-based multipliers. Integration 84, 12\u201325 (2022)","journal-title":"Integration"},{"issue":"1","key":"325_CR17","first-page":"89","volume":"30","author":"CP Chowdari","year":"2022","unstructured":"Chowdari, C.P., Seventline, J.B.: Realization of multiplexer logic-based 2-D block FIR filter using distributed arithmetic. Comput. Assist. Methods Eng. 30(1), 89\u2013103 (2022)","journal-title":"Comput. Assist. Methods Eng."},{"key":"325_CR18","doi-asserted-by":"publisher","DOI":"10.22266\/ijies2023.0831.24","author":"KD Shinde","year":"2023","unstructured":"Shinde, K.D.: Optimizing Parallel FIR Filter Architecture for Time-Sensitive Applications: A design approach for high-throughout and area efficiency. J. Intell. Eng. Syst Int (2023). https:\/\/doi.org\/10.22266\/ijies2023.0831.24","journal-title":"J. Intell. Eng. Syst Int"},{"issue":"7","key":"325_CR19","first-page":"511","volume":"6","author":"SY Park","year":"2014","unstructured":"Park, S.Y., Meher, P.K.: Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst. II Express Briefs 6(7), 511\u2013515 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"325_CR20","doi-asserted-by":"crossref","unstructured":"Narendiran, S., Jayakumar, E.P.: An efficient modified distributed arithmetic architecture suitable for FIR Filter. In: Proceedings of International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), Chennai, India, pp. 89-93, (2021)","DOI":"10.1109\/WiSPNET51692.2021.9419365"},{"key":"325_CR21","doi-asserted-by":"crossref","unstructured":"Janwadkar S., Dhavse, R.: Strategic Reduction of Area and Power in FIR Filter Architecture for ECG Signal Acquisition. In: Proceedings of International Conference on India Council International Conference (INDICON), New Delhi, India, pp. 1\u20137, (2020).","DOI":"10.1109\/INDICON49873.2020.9342386"},{"key":"325_CR22","doi-asserted-by":"crossref","unstructured":"Panwar, M., Padmini, J., Venkatasubrahmanian, A., Acharyya, Biswas, D: Modified distributed arithmetic based low complexity CNN architecture design methodology. In: 2017 European Con. on Circuit Theory and Design (ECCTD), pp. 1\u20134, (2017).","DOI":"10.1109\/ECCTD.2017.8093254"},{"key":"325_CR23","doi-asserted-by":"crossref","unstructured":"Chen, Pei-Yu, Lan-Da Van, I-Hung Khoo, Hari C. Reddy, and Chin-Teng Lin.: Power-efficient and cost-effective 2-D symmetry filter architectures. In: IEEE Transactions on Circuits and Systems. I: regular papers, 58(1): 112\u2013125, (2010).","DOI":"10.1109\/TCSI.2010.2055274"},{"issue":"2","key":"325_CR24","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1007\/s00034-022-02232-y","volume":"42","author":"GK Kumar","year":"2023","unstructured":"Kumar, G.K., Akurati, R.R., Reddy, V.H.P., Cheemalakonda, S., Chagarlamudi, S., Dasari, B., Shaik, S.S.: Area-, power-, and delay-optimized 2-D FIR filter architecture for image processing applications. Circuits Syst. Signal Process. 42(2), 780\u2013800 (2023)","journal-title":"Circuits Syst. Signal Process."},{"key":"325_CR25","doi-asserted-by":"crossref","unstructured":"Nagajyothi, Grande, G. Pavan Kumar, Budati Suresh Kumar, BP Deepak Kumar, and A. K. Damodaram: High-speed low area 2-D FIR filter using vedic multiplier. In: Proceedings of Third International Conference on Advances in Computer Engineering and Communication Systems: ICACECS 2022. Singapore: Springer Nature Singapore, (2023).","DOI":"10.1007\/978-981-19-9228-5_48"},{"key":"325_CR26","doi-asserted-by":"crossref","unstructured":"Singh, Thingujam Churchil, and Manoj Kumar. Design and implementation of two-dimensional pipelined & parallel FIR filter architectures. Research Square, (2022).","DOI":"10.21203\/rs.3.rs-1678777\/v1"},{"issue":"4","key":"325_CR27","doi-asserted-by":"publisher","first-page":"3684","DOI":"10.11591\/ijece.v12i4.pp3684-3691","volume":"12","author":"TC Singh","year":"2022","unstructured":"Singh, T.C., Kumar, M.: Design and implementation of two-dimensional digital finite impulse response filter using very high-speed integrated circuit hardware description language. Int. J. Electr. Comput. Eng. (IJECE) 12(4), 3684 (2022)","journal-title":"Int. J. Electr. Comput. Eng. (IJECE)"},{"key":"325_CR28","doi-asserted-by":"publisher","first-page":"109301","DOI":"10.1016\/j.compeleceng.2024.109301","volume":"118","author":"VS Reddy","year":"2024","unstructured":"Reddy, V.S., Juliet, A.V., Thuraka, E.R., Odugu, V.K.: Implementation of block-based diagonal and quadrantal symmetry type 2D-FIR filter architectures using DA technique. Comput. Electr. Eng. 118, 109301 (2024)","journal-title":"Comput. Electr. Eng."},{"key":"325_CR29","doi-asserted-by":"publisher","first-page":"1385","DOI":"10.1007\/s11045-020-00714-3","volume":"31","author":"VK Odugu","year":"2020","unstructured":"Odugu, V.K., Narasimhulu, C.V., Prasad, K.S.: Design and implementation of low complexity circularly symmetric 2D FIR filter architectures. Multidimens. Syst. Signal Process. 31, 1385\u20131410 (2020)","journal-title":"Multidimens. Syst. Signal Process."},{"key":"325_CR30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3352506","author":"W Zhang","year":"2024","unstructured":"Zhang, W., Luo, K., Zhao, Z., Zhao, X., Lu, M.: Design of optimal multiplierless FRM-based wideband channelizer with STB. IEEE Trans. Circuits Syst. II Express Briefs (2024). https:\/\/doi.org\/10.1109\/TCSII.2024.3352506","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"325_CR31","doi-asserted-by":"publisher","first-page":"76693","DOI":"10.1109\/ACCESS.2022.3192619","volume":"10","author":"MT Khan","year":"2022","unstructured":"Khan, M.T., Alhartomi, M.A., Alzahrani, S., Shaik, R.A., Alsulami, R.: Two distributed arithmetic based high throughput architectures of non-pipelined LMS adaptive filters. IEEE Access 10, 76693\u201376706 (2022)","journal-title":"IEEE Access"},{"key":"325_CR32","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4102","author":"Yi Li","year":"2024","unstructured":"Li, Yi., Zhao, J., Xu, W.: A novel design algorithm for low complexity sparse 2-D FIR filters. Int. J. Circ. Theor. Appl. (2024). https:\/\/doi.org\/10.1002\/cta.4102","journal-title":"Int. J. Circ. Theor. Appl."},{"key":"325_CR33","unstructured":"Li, Y., Zhao, J., Xu, W., & Sun, G. A low computational complexity scheme for designing linear phase sparse FIR filters. In: circuits, systems, and signal processing, pp. 1\u201313, 2022."},{"key":"325_CR34","doi-asserted-by":"publisher","first-page":"1182","DOI":"10.12688\/f1000research.126067.1","volume":"12","author":"PC Chowdari","year":"2022","unstructured":"Chowdari, P.C., Seventline, J.B.: Implementation of distributed arithmetic-based symmetrical 2-D block finite impulse response filter architectures. F100 Res. 12, 1182 (2022)","journal-title":"F100 Res."},{"issue":"2","key":"325_CR35","first-page":"56","volume":"14","author":"K Vijetha","year":"2023","unstructured":"Vijetha, K., Rajendra Naik, B.: High-speed, low area architecture of 2-D block FIR filter using DA. J. Eng. Sci. 14(2), 56\u201359 (2023)","journal-title":"J. Eng. Sci."},{"key":"325_CR36","doi-asserted-by":"publisher","first-page":"103842","DOI":"10.1016\/j.dsp.2022.103842","volume":"133","author":"KR Sreelekha","year":"2023","unstructured":"Sreelekha, K.R., Bindiya, T.S.: Design of cost-effective variable bandwidth 2D low-pass, high-pass and band-pass filters with improved circularity. Digit. Signal Process. 133, 103842 (2023)","journal-title":"Digit. Signal Process."},{"key":"325_CR37","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/s11045-024-00887-1","volume":"35","author":"V Srilatha Reddy","year":"2024","unstructured":"Srilatha Reddy, V., Vimala Juliet, A., Thuraka, E.R., et al.: Design and implementation of power and area efficient architectures of circular symmetry 2-D FIR filters using CSOA-based CSD. Multidim. Syst. Signal Process. 35, 37\u201363 (2024)","journal-title":"Multidim. Syst. Signal Process."},{"issue":"14","key":"325_CR38","doi-asserted-by":"publisher","first-page":"2829","DOI":"10.3390\/electronics13142829","volume":"13","author":"R Matei","year":"2024","unstructured":"Matei, R., Chiper, D.F.: Design and polyphase implementation of rotationally invariant 2D FIR filter banks based on maximally flat prototype. Electronics 13(14), 2829 (2024)","journal-title":"Electronics"},{"issue":"24","key":"325_CR39","doi-asserted-by":"publisher","first-page":"9851","DOI":"10.3390\/s23249851","volume":"23","author":"R Matei","year":"2023","unstructured":"Matei, R., Chiper, D.F.: Analytic design technique for 2D FIR circular filter banks and their efficient implementation using polyphase approach. Sensors 23(24), 9851 (2023)","journal-title":"Sensors"},{"issue":"3","key":"325_CR40","doi-asserted-by":"publisher","first-page":"345","DOI":"10.1007\/s10470-023-02152-0","volume":"114","author":"R Matei","year":"2023","unstructured":"Matei, R.: Design and applications of adjustable 2D digital filters with elliptical and circular symmetry. Analog Integr. Circuits Signal Process. 114(3), 345\u2013358 (2023)","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"325_CR41","doi-asserted-by":"publisher","first-page":"103976","DOI":"10.1016\/j.jvcir.2023.103976","volume":"97","author":"GH Babu","year":"2023","unstructured":"Babu, G.H., Odugu, V.K., Venkatram, N., Satish, B., Revathi, K., Rao, B.J.: Development and performance evaluation of enhanced image dehazing method using deep learning networks. J. Vis. Commun. Image Represent. 97, 103976 (2023)","journal-title":"J. Vis. Commun. Image Represent."},{"key":"325_CR42","doi-asserted-by":"crossref","unstructured":"Rao, Janardhana, K. Revathi, Yalamanchili Bhanusree, Venkata Krishna Odugu, and Harish Babu Gade: Development of image inpainting for object removal using enhanced patch priority and matching measures. In: E3S Web of Conferences, EDP Sciences, 472: 02010, (2024).","DOI":"10.1051\/e3sconf\/202447202010"},{"key":"325_CR43","doi-asserted-by":"crossref","unstructured":"Odugu, Venkata Krishna, B. Satish, B. Janardhana Rao, and Harish Babu Gade: Efficient VLSI architectures of multimode 2D FIR filter bank using distributed arithmetic methodology. In: International conference on soft computing and signal processing, pp. 243\u2013253. Singapore: Springer Nature Singapore, (2023).","DOI":"10.1007\/978-981-99-8451-0_21"},{"key":"325_CR44","doi-asserted-by":"publisher","first-page":"109564","DOI":"10.1016\/j.compeleceng.2024.109564","volume":"119","author":"VK Odugu","year":"2024","unstructured":"Odugu, V.K., Gade, H.B., Uppala, A.R.: Higher order and optimized symmetric 2D FIR filter design and hardware architecture implementation using CSD-CSE. Comput. Electr. Eng. 119, 109564 (2024)","journal-title":"Comput. Electr. Eng."},{"issue":"1","key":"325_CR45","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11045-024-00895-1","volume":"36","author":"VK Odugu","year":"2025","unstructured":"Odugu, V.K., et al.: Design and implementation of optimized 2D FIR symmetric filter architecture using modified McClellan transformation and CSD-CSE. Multidimens. Syst. Signal Process. 36(1), 1 (2025)","journal-title":"Multidimens. Syst. Signal Process."},{"key":"325_CR46","doi-asserted-by":"publisher","first-page":"326","DOI":"10.1201\/9781003616399-43","volume-title":"Recent trends in VLSI and semiconductor packaging","author":"VK Odugu","year":"2025","unstructured":"Odugu, V.K., Janardhana Rao, B., Babuc, G.H.: Offset binary coding-based symmetrical 2D FIR FBs using FPGA and ASIC designs. In: Recent trends in VLSI and semiconductor packaging, pp. 326\u2013336. CRC Press, Boca Raton (2025)"},{"key":"325_CR47","doi-asserted-by":"crossref","unstructured":"Sattiraju, Suraj Siddharth, and Venkata Krishna Odugu: FPGA-based finite impulse response filter architecture design with distributed arithmetic logic to reduce power and area. In: 2024 IEEE region 10 symposium (TENSYMP). IEEE, (2024).","DOI":"10.1109\/TENSYMP61132.2024.10751818"},{"key":"325_CR48","doi-asserted-by":"publisher","first-page":"109301","DOI":"10.1016\/j.compeleceng.2024.109301","volume":"118","author":"VS Reddy","year":"2024","unstructured":"Reddy, V.S., et al.: Implementation of block-based diagonal and quadrantal symmetry type 2D-FIR filter architectures using DA technique. Comput. Electr. Eng. 118, 109301 (2024)","journal-title":"Comput. Electr. Eng."},{"issue":"7","key":"325_CR49","doi-asserted-by":"publisher","first-page":"1243","DOI":"10.3390\/electronics13071243","volume":"13","author":"R Matei","year":"2024","unstructured":"Matei, R., Chiper, D.F.: Analytical design of Gaussian anisotropic 2D FIR filters and their implementation using the block filtering approach. Electronics 13(7), 1243 (2024)","journal-title":"Electronics"},{"key":"325_CR50","doi-asserted-by":"crossref","unstructured":"Sarangi, Satyabrata, and Bevan Baas.: DeepScaleTool: A tool for the accurate estimation of technology scaling in the deep-submicron era. In: 2021 IEEE international symposium on circuits and systems (ISCAS). IEEE, (2021).","DOI":"10.1109\/ISCAS51556.2021.9401196"}],"container-title":["Iran Journal of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42044-025-00325-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42044-025-00325-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42044-025-00325-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T09:09:38Z","timestamp":1765357778000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42044-025-00325-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,23]]},"references-count":50,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,12]]}},"alternative-id":["325"],"URL":"https:\/\/doi.org\/10.1007\/s42044-025-00325-w","relation":{},"ISSN":["2520-8438","2520-8446"],"issn-type":[{"value":"2520-8438","type":"print"},{"value":"2520-8446","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9,23]]},"assertion":[{"value":"22 February 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 August 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 September 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"The conducted research is not related to either human or animal use.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}