{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T11:20:15Z","timestamp":1764588015813,"version":"3.37.3"},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2019,7,2]],"date-time":"2019-07-02T00:00:00Z","timestamp":1562025600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,7,2]],"date-time":"2019-07-02T00:00:00Z","timestamp":1562025600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s42514-019-00009-5","type":"journal-article","created":{"date-parts":[[2019,7,2]],"date-time":"2019-07-02T09:02:44Z","timestamp":1562058164000},"page":"92-110","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Low-power and high-performance adaptive routing in on-chip networks"],"prefix":"10.1007","volume":"1","author":[{"given":"Dong","family":"Xiang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1024-6333","authenticated-orcid":false,"given":"Qunyang","family":"Pan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,7,2]]},"reference":[{"issue":"6","key":"9_CR1","doi-asserted-by":"publisher","first-page":"809","DOI":"10.1109\/TC.2008.38","volume":"57","author":"G Ascia","year":"2008","unstructured":"Ascia, G., Catania, V., Palesi, M., Patti, D.: Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip. IEEE Trans. Comput. 57(6), 809\u2013820 (2008)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Banerjee, A., Mullin, R., Moore, S.: Power and energy exploration of network-on-chip architectures. In: Proceedings of NoCs, pp.\u00a0163\u2013172 (2007)","DOI":"10.1109\/NOCS.2007.6"},{"key":"9_CR3","unstructured":"Banerjee, N., Vellanki, P., Chatha, K.\u00a0S.: A power and performance model for network-on-chip architectures. In: Proceedings of DATE, pp.\u00a01250\u20131255 (2004)"},{"issue":"1","key":"9_CR4","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., DeMicheli, G.: Networks-on-chip: a new SoC paradigm. IEEE Comput. 35(1), 70\u201378 (2002)","journal-title":"IEEE Comput."},{"issue":"2","key":"9_CR5","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1145\/335043.335044","volume":"5","author":"L Benini","year":"2000","unstructured":"Benini, L., DeMicheli, G.: System-level power optimization: techniques and tools. ACM Trans. Des. Autom. Electr. Syst. 5(2), 115\u2013192 (2000)","journal-title":"ACM Trans. Des. Autom. Electr. Syst."},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Chang, K.\u00a0C., Shen, J.\u00a0S., Chen, T.\u00a0F.: A low-power crossroad switch architecture and its core placement for network-on-chip. In: Proceedings of International Symposium on Low-Power Electronics and Design, pp.\u00a0375\u2013380 (2005)","DOI":"10.1145\/1077603.1077693"},{"key":"9_CR7","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"GM Chiu","year":"2000","unstructured":"Chiu, G.M.: The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst. 11, 729\u2013738 (2000)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Dally, W.\u00a0J., Towles, B.: Route packets not wires: On-chip interconnection networks. In: Proceedings of Design Automation Conference (2001)","DOI":"10.1145\/378239.379048"},{"issue":"9","key":"9_CR9","doi-asserted-by":"publisher","first-page":"1016","DOI":"10.1109\/12.83652","volume":"40","author":"WJ Dally","year":"1991","unstructured":"Dally, W.J.: Express cubes: improving the performance of $$k$$-ary $$n$$-cube interconnection networks. IEEE Trans. Comput. 40(9), 1016\u20131023 (1991)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR10","volume-title":"Interconnection Networks: An Engineering Approach","author":"J Duato","year":"2003","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks: An Engineering Approach. Morgan Kaufmann, Burlington (2003)"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Ebrahimi, M., Daneshtalab, M., Liljeberg, P., Plosila, J., Henhunen, H.: LEAR-A low-weight and highly adaptive routing method for distributing congestion in on-chip networks. In: Proceedings of 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing, pp.\u00a0520\u2013524 (2012)","DOI":"10.1109\/PDP.2012.52"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Gorgues, M., Xiang, D., Flich, J., Yu, Z., Duato, J.: Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm. In: Proceedings of 8th International Symposium on Networks-on-Chip, pp.\u00a025\u201332 (2014)","DOI":"10.1109\/NOCS.2014.7008758"},{"issue":"5","key":"9_CR13","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1145\/185675.185682","volume":"41","author":"CJ Glass","year":"1994","unstructured":"Glass, C.J., Ni, L.M.: The turn model for adaptive routing. J. ACM 41(5), 874\u2013902 (1994)","journal-title":"J. ACM"},{"key":"9_CR14","unstructured":"Gu, H., Xu, J., Zhang, W.: A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip. In: Proceedings Design Automation, and Test in Europe (2009)"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"Hu, W., Lu, Z., Jantsch, A., Liu, H.: Power-efficient tree-based multicast support for networks-on-chip. In: Proceedings of ASP-DAC, pp.\u00a0363\u2013368 (2011)","DOI":"10.1109\/ASPDAC.2011.5722214"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Hu, Y., Zhu, Y., Chen, H., Graham, R., Cheng, C.\u00a0K.: Communication latency aware low-power NoC synthesis. In: Proceedings of Design Automation Conference, pp.\u00a0574\u2013579 (2006)","DOI":"10.1145\/1146909.1147058"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Hu, J., Marculescu, R.: DyAD-Smart routing for networks-on-chip. In: Proceedings of Design Automation Conference, pp.\u00a0260\u2013263 (2004)","DOI":"10.1145\/996566.996638"},{"key":"9_CR18","unstructured":"Jerger, N.\u00a0E., Peh, L.\u00a0S., Lipasti, M.: Circuit-switched coherence. In: Proceedings of 2th International Symposium on Networks-on-Chip, pp.\u00a0193\u2013202 (2010)"},{"issue":"4","key":"9_CR19","doi-asserted-by":"publisher","first-page":"664","DOI":"10.1109\/TVLSI.2014.2318374","volume":"23","author":"G Jiang","year":"2015","unstructured":"Jiang, G., Li, Z., Wang, F., Wei, S.: A Low-latency and low-power hybrid scheme for on-chip networks. IEEE Trans. VLSI Syst. 23(4), 664\u2013677 (2015)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"Kahng, A.\u00a0B., Li, B., Peh, L.\u00a0S., Samadi, K.: Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In: Proceedings of Design Automation and Test in Europe (2009)","DOI":"10.1109\/DATE.2009.5090700"},{"key":"9_CR21","doi-asserted-by":"crossref","unstructured":"Kim, J., Park, D., Theocharides, T., Vijaykrishnan, N., Das, C.\u00a0R.: A low latency router supporting adaptivity for on-chip interconnects. In: Proceedings of Design Automation Conference, pp.\u00a0559\u2013564 (2005)","DOI":"10.1145\/1065579.1065726"},{"key":"9_CR22","doi-asserted-by":"crossref","unstructured":"Krishna, T., Kumar, A., Chiang, P., Erez, M., Peh, L.\u00a0S.: NoC with near-ideal express virtual channels using global-line communication. In: Proceedings of 16th IEEE Symposium on High-Performance Interconnects, pp.\u00a011\u201320 (2008)","DOI":"10.1109\/HOTI.2008.22"},{"key":"9_CR23","doi-asserted-by":"crossref","unstructured":"Kumar, A., Peh, L.S., Kundu, P., Jha, N.\u00a0K.: Express virtual channel: towards the ideal interconnection networks. In: Proceedings of International Symposium on Computer Architecture, pp.\u00a0150\u2013161 (2007)","DOI":"10.1145\/1273440.1250681"},{"issue":"2","key":"9_CR24","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1109\/TVLSI.2005.863753","volume":"14","author":"K Lee","year":"2006","unstructured":"Lee, K., Lee, S.-J., Yoo, H.-J.: Low-power network-on-chip for high-performance SoC design. IEEE Trans VLSI Syst 14(2), 148\u2013160 (2006)","journal-title":"IEEE Trans VLSI Syst"},{"issue":"2","key":"9_CR25","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1145\/1970406.1970410","volume":"7","author":"Z Li","year":"2011","unstructured":"Li, Z., Mohamed, M., Chen, X., Zhou, H., Mickelson, A.: Iris: A hybrid nonophotonic network design for high-performance and low-power on-chip communication. ACM J. Emerg. Technol. Comput. Syst. 7(2), 8 (2011)","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"key":"9_CR26","doi-asserted-by":"crossref","unstructured":"Li, M., Zeng, Q.\u00a0-A., Jone, W.\u00a0-B.: DyXY\u2013A proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Proceedings of Design Automation Conference, pp.\u00a0849\u2013852 (2006)","DOI":"10.1145\/1146909.1147125"},{"issue":"1","key":"9_CR27","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1109\/12.67315","volume":"40","author":"DH Linder","year":"1991","unstructured":"Linder, D.H., Harden, J.C.: An adaptive and fault-tolerant wormhole routing strategy for k-ary n-cubes. IEEE Trans. Comput. 40(1), 2\u201312 (1991)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR28","doi-asserted-by":"crossref","unstructured":"Ma, S., Jerger, N.\u00a0E., Wang, Z.: DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In: Proceedings of International Symposium on Computer Architecture, pp.\u00a0413\u2013424 (2011)","DOI":"10.1145\/2024723.2000113"},{"key":"9_CR29","doi-asserted-by":"crossref","unstructured":"Matsutani, H., Koibuchi, M., Wang, D., Amano, H.: Adding slow-silent virtual channels for low-power on-chip networks. In: Proceedings of International Symposium on Networks-on-Chip, pp.\u00a023\u201332 (2008)","DOI":"10.1109\/NOCS.2008.4492722"},{"issue":"6","key":"9_CR30","doi-asserted-by":"publisher","first-page":"855","DOI":"10.1109\/TCAD.2010.2048402","volume":"29","author":"M Modarressi","year":"2010","unstructured":"Modarressi, M., Tavakkol, A., Sarbazi-Azad, H.: Virtual point-to-point connections for NoCs. IEEE Trans. Comput. Aided Des. 29(6), 855\u2013868 (2010)","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"9_CR31","doi-asserted-by":"crossref","unstructured":"Niyogi, K., Maculescu, D.: System-level power and performance modeling of GALS point-to-point communication. In: Proceedings of International Symposium Low-Power Electronics and Design, pp.\u00a0381\u2013386 (2005)","DOI":"10.1145\/1077603.1077694"},{"key":"9_CR32","unstructured":"Patel, C.\u00a0S., Chai, S.\u00a0M., Yalamanchili, S., Schimmel, D.\u00a0E.: Power constrained design of multiprocessor interconnection networks. In: Proceedings of International Conference on Computer Design, pp.\u00a0408\u2013416 (1997)"},{"key":"9_CR39","unstructured":"Router Synthesis, Cadence synthesis tool. \n                    https:\/\/nocs.stanford.edu"},{"key":"9_CR33","doi-asserted-by":"crossref","unstructured":"Sabbaghi-Nadooshan, R., Modarressi, M., Sarbazi-Azad, H.: A novel high-performance and low-power mesh-based NoC. In: Proceedings of International Parallel and Distributed Processing Symposium (2008)","DOI":"10.1109\/IPDPS.2008.4536501"},{"issue":"7","key":"9_CR34","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/TPDS.2012.200","volume":"24","author":"FA Samman","year":"2013","unstructured":"Samman, F.A., Hollstein, T., Glesner, M.: Runtime contention and bandwidth-aware adaptive routing selection strategy for networks-on-chip. IEEE Trans. Parallel Distrib. Syst. 24(7), 1411\u20131421 (2013)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"9_CR35","doi-asserted-by":"crossref","unstructured":"Shang, L., Peh, L.\u00a0S., Jha, N.\u00a0K.: PowerHerd: Dynamic satisfaction of peak power constraints in interconnection networks. In: Proceedings of 17th Annual International Conference on Supercomputing, pp.\u00a098\u2013108 (2003)","DOI":"10.1145\/782814.782830"},{"key":"9_CR36","unstructured":"Shang, L., Peh, L.\u00a0-S., Jha, N.\u00a0K.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proceedings of High-Performance Computer Architecture (2003)"},{"key":"9_CR37","doi-asserted-by":"crossref","unstructured":"Sun, C., Chen, C.\u00a0-H.\u00a0O., Kurian, G., Wei, L., Miller, J., Agarwal, A., Peh, L.\u00a0-S., Stojanovic, V.: DSENT-A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In: Proceedings of International Symposium on Networks-on-Chip, pp.\u00a0201\u2013210 (2012)","DOI":"10.1109\/NOCS.2012.31"},{"key":"9_CR38","unstructured":"Wang, H.\u00a0S., Zhu, X., Peh, L.\u00a0S., Malik, S.: Orion: A power-driven design of router microarchitectures in on-chip networks. In: Proceedings of International Symposium on Microarchitectures, pp.\u00a0294\u2013305 (2002)"},{"issue":"1","key":"9_CR40","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/TDSC.2009.3","volume":"8","author":"D Xiang","year":"2011","unstructured":"Xiang, D.: Deadlock-free adaptive routing in meshes with fault-tolerance ability based on channel overlapping. IEEE Trans. Dependable Secure Comput. 8(1), 74\u201388 (2011)","journal-title":"IEEE Trans. Dependable Secure Comput."},{"key":"9_CR41","doi-asserted-by":"crossref","unstructured":"Xiang, D., Zhang, Y., Shan, S., Xu, Y.: A fault-tolerant routing algorithm design for on-chip optical networks. In: Proceedings of 32th International Symposium on Reliable Distributed Systems (2013)","DOI":"10.1109\/SRDS.2013.9"},{"issue":"5","key":"9_CR42","doi-asserted-by":"publisher","first-page":"620","DOI":"10.1109\/TC.2008.211","volume":"58","author":"D Xiang","year":"2009","unstructured":"Xiang, D., Zhang, Y., Pan, Y.: Practical deadlock-free fault-tolerant routing in meshes based on the planar network fault model. IEEE Trans. Comput. 58(5), 620\u2013633 (2009)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"9_CR45","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1109\/TDSC.2017.2693372","volume":"16","author":"D Xiang","year":"2019","unstructured":"Xiang, D., Li, B., Fu, Y.: Fault-tolerant adaptive routing in dragonfly networks. IEEE Trans. Dependable Secure Comput. 16(2), 259\u2013271 (2019)","journal-title":"IEEE Trans. Dependable Secure Comput."},{"issue":"9","key":"9_CR46","doi-asserted-by":"publisher","first-page":"2520","DOI":"10.1109\/TPDS.2015.2503746","volume":"27","author":"D Xiang","year":"2016","unstructured":"Xiang, D., Liu, X.: Deadlock-free broadcast routing in dragonfly networks without virtual channels. IEEE Trans. Parallel Distrib. Syst. 27(9), 2520\u20132532 (2016)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"9_CR47","doi-asserted-by":"crossref","unstructured":"Xiang, D., Zhang, Y., Pan, Y., Wu, J.: Deadlock-free adaptive routing in meshes based on cost-effective deadlock avoidance schemes. In: 36th IEEE International Conference on Parallel Processing (2007)","DOI":"10.1109\/ICPP.2007.30"},{"issue":"9","key":"9_CR48","doi-asserted-by":"publisher","first-page":"942","DOI":"10.1109\/71.506701","volume":"12","author":"D Xiang","year":"2001","unstructured":"Xiang, D.: Fault-tolerant routing in hypercube multicomputers using local safety information. IEEE Trans. Parallel Distrib. Syst. 12(9), 942\u2013951 (2001)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"9_CR43","doi-asserted-by":"crossref","unstructured":"Ye, T.\u00a0T., Benini, L., DeMicheli, G.: Analysis of power consumption on switch fabrics in network routers. In: Proceedings of Design Automation Conference (2002)","DOI":"10.1145\/513918.514051"},{"key":"9_CR44","doi-asserted-by":"crossref","unstructured":"Zhang, Z., Greiner, A., Taktaki, S.: A reconfigurable routing algorithm for a fault-tolerant 2D mesh network-on-chip. In: Proceedings of Design Automation Conference, pp.\u00a0441\u2013446 (2008)","DOI":"10.1145\/1391469.1391584"}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-019-00009-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s42514-019-00009-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-019-00009-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:29:09Z","timestamp":1593563349000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s42514-019-00009-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,2]]},"references-count":48,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["9"],"URL":"https:\/\/doi.org\/10.1007\/s42514-019-00009-5","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"type":"print","value":"2524-4922"},{"type":"electronic","value":"2524-4930"}],"subject":[],"published":{"date-parts":[[2019,7,2]]},"assertion":[{"value":"28 May 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 June 2019","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 July 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}