{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:42:15Z","timestamp":1740181335040,"version":"3.37.3"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2020,7,29]],"date-time":"2020-07-29T00:00:00Z","timestamp":1595980800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,7,29]],"date-time":"2020-07-29T00:00:00Z","timestamp":1595980800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1007\/s42514-020-00038-5","type":"journal-article","created":{"date-parts":[[2020,7,29]],"date-time":"2020-07-29T14:02:31Z","timestamp":1596031351000},"page":"272-281","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["An STT-MRAM based reconfigurable computing-in-memory architecture for general purpose computing"],"prefix":"10.1007","volume":"2","author":[{"given":"Yu","family":"Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2207-6092","authenticated-orcid":false,"given":"Xiaotao","family":"Jia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Ouyang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xueyan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianlei","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,7,29]]},"reference":[{"key":"38_CR1","doi-asserted-by":"crossref","unstructured":"Biswas, A., Chandrakasan, A.P.: Conv-RAM: an energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications. In: IEEE international solid-state circuits conference-(ISSCC). IEEE, pp. 488\u2013490 (2018)","DOI":"10.1109\/ISSCC.2018.8310397"},{"issue":"7","key":"38_CR2","doi-asserted-by":"publisher","first-page":"290","DOI":"10.1038\/s41928-019-0270-x","volume":"2","author":"F Cai","year":"2019","unstructured":"Cai, F., Correll, J.M., Lee, S.H., et al.: A fully integrated reprogrammable memristor\u2013CMOS system for efficient multiply\u2013accumulate operations. Nat. Electron. 2(7), 290\u2013299 (2019)","journal-title":"Nat. Electron."},{"key":"38_CR3","doi-asserted-by":"crossref","unstructured":"Chen, Y., Wang, X.: Compact modeling and corner analysis of spintronic memristor. In: IEEE\/ACM international symposium on nanoscale architectures, pp. 7\u201312 (2009)","DOI":"10.1109\/NANOARCH.2009.5226363"},{"issue":"5","key":"38_CR4","doi-asserted-by":"publisher","first-page":"834","DOI":"10.1109\/TCAD.2018.2824304","volume":"38","author":"M Cheng","year":"2018","unstructured":"Cheng, M., Xia, L., Zhu, Z., et al.: Time: A training-in-memory architecture for rram-based deep neural networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(5), 834\u2013847 (2018)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"38_CR5","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/LCA.2017.2751042","volume":"17","author":"Z Chowdhury","year":"2017","unstructured":"Chowdhury, Z., Harms, J.D., Khatamifard, S.K., et al.: Efficient in-memory processing using spintronics. IEEE Comput. Archit. Lett. 17(1), 42\u201346 (2017)","journal-title":"IEEE Comput. Archit. Lett."},{"issue":"9","key":"38_CR6","doi-asserted-by":"publisher","first-page":"4982","DOI":"10.1109\/TMAG.2013.2245911","volume":"49","author":"E Deng","year":"2013","unstructured":"Deng, E., Zhang, Y., Klein, J.O., et al.: Low power magnetic full-adder based on spin transfer torque MRAM. IEEE Trans. Magn. 49(9), 4982\u20134987 (2013)","journal-title":"IEEE Trans. Magn."},{"issue":"2","key":"38_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3296957.3173171","volume":"53","author":"D Fujiki","year":"2018","unstructured":"Fujiki, D., Mahlke, S., Das, R.: In-memory data parallel processor. ACM SIGPLAN Not. 53(2), 1\u201314 (2018)","journal-title":"ACM SIGPLAN Not."},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Gao, F., Tziantzioulis, G., Wentzlaff, D.: ComputeDRAM: in-memory compute using off-the-shelf DRAMs. In: Proceedings of the 52nd annual IEEE\/ACM international symposium on microarchitecture, pp. 100\u2013113 (2019)","DOI":"10.1145\/3352460.3358260"},{"issue":"10","key":"38_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2015.2457393","volume":"51","author":"A Hirohata","year":"2015","unstructured":"Hirohata, A., Sukegawa, H., Yanagihara, H., et al.: Roadmap for emerging materials for spintronic device applications. IEEE Trans. Magn. 51(10), 1\u201311 (2015)","journal-title":"IEEE Trans. Magn."},{"key":"38_CR10","doi-asserted-by":"crossref","unstructured":"Imani, M., Gupta, S., Kim, Y., et al.: Floatpim: in-memory acceleration of deep neural network training with high precision. In: Proceedings of the 46th international symposium on computer architecture. ACM, pp. 802\u2013815 (2019)","DOI":"10.1145\/3307650.3322237"},{"issue":"3","key":"38_CR11","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1109\/TVLSI.2017.2776954","volume":"26","author":"S Jain","year":"2017","unstructured":"Jain, S., Ranjan, A., Roy, K., et al.: Computing in memory with spin-transfer torque magnetic ram. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(3), 470\u2013483 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"38_CR12","first-page":"16","volume":"12","author":"W Kang","year":"2015","unstructured":"Kang, W., Zhang, Y., Wang, Z., et al.: Spintronics: emerging ultra-low-power circuits and systems beyond MOS technology. ACM J. Emerg. Technol. Comput. Syst. (JETC) 12(2), 16 (2015)","journal-title":"ACM J. Emerg. Technol. Comput. Syst. (JETC)"},{"issue":"11","key":"38_CR13","first-page":"1","volume":"53","author":"W Kang","year":"2017","unstructured":"Kang, W., Wang, H., Wang, Z., et al.: In-memory processing paradigm for bitwise logic operations in STT\u2013MRAM. IEEE Trans. Magn. 53(11), 1\u20134 (2017)","journal-title":"IEEE Trans. Magn."},{"key":"38_CR14","first-page":"215","volume-title":"Spintronic logic-in-memory paradigms and implementations","author":"W Kang","year":"2020","unstructured":"Kang, W., Deng, E., Wang, Z., et al.: Spintronic logic-in-memory paradigms and implementations, pp. 215\u2013229. Springer, Singapore (2020)"},{"issue":"5","key":"38_CR15","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MM.2011.89","volume":"31","author":"SW Keckler","year":"2011","unstructured":"Keckler, S.W., Dally, W.J., Khailany, B., et al.: GPUs and the future of parallel computing. IEEE Micro 31(5), 7\u201317 (2011)","journal-title":"IEEE Micro"},{"issue":"12","key":"38_CR16","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MC.2003.1250885","volume":"36","author":"A Kim","year":"2003","unstructured":"Kim, A., Austin, T., Baauw, D., et al.: Leakage current: Moore\u2019s law meets static power. Computer 36(12), 68\u201375 (2003)","journal-title":"Computer"},{"key":"38_CR17","doi-asserted-by":"crossref","unstructured":"Li, S., Xu, C., Zou, Q., et al.: Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In: Proceedings of the 53rd annual design automation conference. ACM, p. 173 (2016)","DOI":"10.1145\/2897937.2898064"},{"key":"38_CR18","doi-asserted-by":"crossref","unstructured":"Li, S., Niu, D., Malladi, K. T., et al.: Drisa: a dram-based reconfigurable in-situ accelerator. In: 2017 50th annual IEEE\/ACM international symposium on microarchitecture (MICRO). IEEE, pp. 288\u2013301 (2017)","DOI":"10.1145\/3123939.3123977"},{"key":"38_CR19","doi-asserted-by":"crossref","unstructured":"Liu, B., Hu, M., Li, H., et al.: Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine. In: Proceedings of the 53rd annual design automation conference, pp. 1\u20136 (2013)","DOI":"10.1145\/2463209.2488741"},{"issue":"3","key":"38_CR20","doi-asserted-by":"publisher","first-page":"033002","DOI":"10.1143\/APEX.4.033002","volume":"4","author":"H Maehara","year":"2011","unstructured":"Maehara, H., Nishimura, K., Nagamine, Y., et al.: Tunnel Magnetoresistance above 170% and resistance\u2013area product of 1 \u03a9 (\u00b5m) 2 attained by in situ annealing of ultra-thin MgO tunnel barrier. Appl. Phys. Express 4(3), 033002 (2011)","journal-title":"Appl. Phys. Express"},{"issue":"1","key":"38_CR21","doi-asserted-by":"publisher","first-page":"164","DOI":"10.1109\/TED.2014.2372475","volume":"62","author":"AF Vincent","year":"2015","unstructured":"Vincent, A.F., Locatelli, N., Klein, J.-O., Zhao, W.S., Galdin-Retailleau, S., Querlioz, D.: Analytical macrospin modeling of the stochastic switching time of spin-transfer torque devices. IEEE Trans. Electron Devices 62(1), 164\u2013170 (2015)","journal-title":"IEEE Trans. Electron Devices"},{"key":"38_CR22","doi-asserted-by":"crossref","unstructured":"Wang, J., Wang, X., Eckert, C., et al.: A compute SRAM with bit-serial integer\/floating-point operations for programmable in-memory vector acceleration. In: 2019 IEEE international solid-state circuits conference-(ISSCC). IEEE, pp. 224\u2013226 (2019)","DOI":"10.1109\/ISSCC.2019.8662419"},{"issue":"1","key":"38_CR23","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"WA Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput. Archit. News 23(1), 20\u201324 (1995)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"8","key":"38_CR24","doi-asserted-by":"publisher","first-page":"1159","DOI":"10.1109\/TC.2018.2858251","volume":"68","author":"M Zabihi","year":"2018","unstructured":"Zabihi, M., Chowdhury, Z., Zhao, Z., et al.: In-memory processing on the spintronic CRAM: from hardware design to application mapping. IEEE Trans. Comput. 68(8), 1159\u20131173 (2018)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"38_CR25","doi-asserted-by":"publisher","first-page":"2017","DOI":"10.1109\/TED.2019.2898391","volume":"66","author":"H Zhang","year":"2019","unstructured":"Zhang, H., Kang, W., Cao, K., et al.: spintronic processing unit in spin transfer torque magnetic random access memor. IEEE Trans. Electron. Devices 66(4), 2017\u20132022 (2019)","journal-title":"IEEE Trans. Electron. Devices"},{"issue":"10","key":"38_CR26","doi-asserted-by":"publisher","first-page":"3784","DOI":"10.1109\/TMAG.2009.2024325","volume":"45","author":"W Zhao","year":"2009","unstructured":"Zhao, W., Chappert, C., Javerliac, V., et al.: High speed, high stability and low power sensing amplifier for MTJ\/CMOS hybrid logic circuits. IEEE Trans. Magn. 45(10), 3784\u20133787 (2009)","journal-title":"IEEE Trans. Magn."}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-020-00038-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-020-00038-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-020-00038-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T23:37:55Z","timestamp":1627515475000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-020-00038-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,29]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020,9]]}},"alternative-id":["38"],"URL":"https:\/\/doi.org\/10.1007\/s42514-020-00038-5","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"type":"print","value":"2524-4922"},{"type":"electronic","value":"2524-4930"}],"subject":[],"published":{"date-parts":[[2020,7,29]]},"assertion":[{"value":"21 February 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 May 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 July 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with ethical standards"}},{"value":"On behalf of all authors, the corresponding author states that there is no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}