{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:42:14Z","timestamp":1740181334770,"version":"3.37.3"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T00:00:00Z","timestamp":1597104000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T00:00:00Z","timestamp":1597104000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61904028"],"award-info":[{"award-number":["61904028"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1007\/s42514-020-00045-6","type":"journal-article","created":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T11:50:22Z","timestamp":1597146622000},"page":"282-296","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Interplay Bitwise Operation in Emerging MRAM for Efficient In-memory Computing"],"prefix":"10.1007","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9794-8049","authenticated-orcid":false,"given":"Hao","family":"Cai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Honglan","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Menglin","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,8,11]]},"reference":[{"issue":"11","key":"45_CR1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TMAG.2015.2443124","volume":"51","author":"PK Amiri","year":"2015","unstructured":"Amiri, P.K., Alzate, J.G., Cai, X.Q., Ebrahimi, F., Hu, Q., Wong, K., Grzes, C., Lee, H., Yu, G., Li, X., Akyol, M., Shao, Q., Katine, J.A., Langer, J., Ocker, B., Wang, K.L.: Electric-field-controlled magnetoelectric RAM: Progress, challenges, and scaling. IEEE Trans. Magn. 51(11), 1\u20137 (2015)","journal-title":"IEEE Trans. Magn."},{"key":"45_CR2","doi-asserted-by":"crossref","unstructured":"Angizi, S., Sun, J., Zhang, W., Fan, D., Graphs: a graph processing accelerator leveraging SOT-MRAM. In: Design. Automation Test in Europe Conference Exhibition (DATE), pp. 378\u2013383 (2019)","DOI":"10.23919\/DATE.2019.8715270"},{"issue":"5","key":"45_CR3","doi-asserted-by":"crossref","first-page":"1123","DOI":"10.1109\/TCAD.2019.2907886","volume":"39","author":"S Angizi","year":"2020","unstructured":"Angizi, S., He, Z., Awad, A., Fan, D.: Mrima: An MRAM-based in-memory accelerator. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(5), 1123\u20131136 (2020)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"7","key":"45_CR4","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1038\/s41928-018-0099-8","volume":"1","author":"S Baek","year":"2018","unstructured":"Baek, S., Park, K., Kil, D., Jang, Y., Park, J., Lee, K., Park, B.: Complementary logic operation based on electric-field controlled spinorbit torques. Nat. Electron. 1(7), 388\u2013403 (2018)","journal-title":"Nat. Electron."},{"issue":"4","key":"45_CR5","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/TCSI.2016.2621344","volume":"64","author":"H Cai","year":"2017","unstructured":"Cai, H., Wang, Y., Naviner, L., Zhao, W.: Robust ultra-low power non-volatile logic-in-memory circuits in FD-SOI technology. IEEE Trans. Circuits Syst. I Regul. Pap. 64(4), 847\u2013857 (2017)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"45_CR6","doi-asserted-by":"crossref","unstructured":"Dong, X., et\u00a0al.: Nvsim: A circuit-level performance, energy, and area model for emerging non-volatile memory. In: In emerging memory technologies, pp. 15\u201350. Springer, New York (2014)","DOI":"10.1007\/978-1-4419-9551-3_2"},{"issue":"6","key":"45_CR7","doi-asserted-by":"crossref","first-page":"2128","DOI":"10.1109\/TVLSI.2015.2503733","volume":"24","author":"F Frustaci","year":"2016","unstructured":"Frustaci, F., Blaauw, D., Sylvester, D., Alioto, M.: Approximate SRAMs with dynamic energy-quality management. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(6), 2128\u20132141 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"6","key":"45_CR8","doi-asserted-by":"crossref","first-page":"2128","DOI":"10.1109\/TVLSI.2015.2503733","volume":"24","author":"F Frustaci","year":"2016","unstructured":"Frustaci, F., Blaauw, D., Sylvester, D., Alioto, M.: Approximate SRAMs with dynamic energy-quality management, IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(6), 2128\u20132141 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"3","key":"45_CR9","doi-asserted-by":"crossref","first-page":"470","DOI":"10.1109\/TVLSI.2017.2776954","volume":"26","author":"S Jain","year":"2018","unstructured":"Jain, S., Ranjan, A., Roy, K., Raghunathan, A.: Computing in memory with spin-transfer torque magnetic RAM. IEEE Trans. Very Large Scale Integr. VLSI Syst. 26(3), 470\u2013483 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"12","key":"45_CR10","doi-asserted-by":"crossref","first-page":"122403","DOI":"10.1063\/1.4753816","volume":"101","author":"S Kanai","year":"2012","unstructured":"Kanai, S., Yamanouchi, M., Ikeda, S., Nakatani, Y., Matsukura, F., Ohno, H.: Electric field-induced magnetization reversal in a perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. Appl. Phys. Lett. 101(12), 122403 (2012)","journal-title":"Appl. Phys. Lett."},{"issue":"21","key":"45_CR11","doi-asserted-by":"crossref","first-page":"212406","DOI":"10.1063\/1.4880720","volume":"104","author":"S Kanai","year":"2014","unstructured":"Kanai, S., Nakatani, Y., Yamanouchi, M., Ikeda, S., Sato, H., Matsukura, F., Ohno, H.: Magnetization switching in a CoFeB\/MgO magnetic tunnel junction by combining spin-transfer torque and electric field-effect. Appl. Phys. Lett. 104(21), 212406 (2014)","journal-title":"Appl. Phys. Lett."},{"issue":"4","key":"45_CR12","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1038\/s41928-018-0054-8","volume":"1","author":"M Le Gallo","year":"2018","unstructured":"Le Gallo, M., Sebastian, A., Mathis, R., Manica, M., Giefers, H., Tuma, T., Bekas, C., Curioni, A., Eleftheriou, E.: Mixed-precision in-memory computing. Nat. Electron. 1(4), 246\u2013253 (2018)","journal-title":"Nat. Electron."},{"key":"45_CR13","doi-asserted-by":"crossref","unstructured":"Li, S., Xu, C., Zou, Q., Zhao, J., Lu, Y., Xie, Y.: Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories, In: 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136 (2016)","DOI":"10.1145\/2897937.2898064"},{"issue":"9","key":"45_CR14","doi-asserted-by":"crossref","first-page":"1760","DOI":"10.1109\/TC.2012.146","volume":"62","author":"J Liang","year":"2013","unstructured":"Liang, J., Han, J., Lombardi, F.: New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Comput. 62(9), 1760\u20131771 (2013)","journal-title":"IEEE Trans. Comput."},{"key":"45_CR15","doi-asserted-by":"crossref","unstructured":"Locatelli, N., Vincent, A.F., Querlioz, D.: Use of magnetoresistive random-access memory as approximate memory for training neural networks. In: 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 553\u2013556 (2018)","DOI":"10.1109\/ICECS.2018.8617952"},{"key":"45_CR16","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1038\/nnano.2008.406","volume":"4","author":"T Maruyama","year":"2009","unstructured":"Maruyama, T., Shiota, Y., Nozaki, T., Ohta, K., Toda, N., Mizuguchi, M., Tulapurkar, A., Shinjo, T., Shiraishi, M., Mizukami, S., Ando, Y., Suzuki, Y.: Large voltage-induced magnetic anisotropy change in a few atomic layers of iron. Nat. Nanotechnol. 4, 158\u2013161 (2009)","journal-title":"Nat. Nanotechnol."},{"issue":"4","key":"45_CR17","first-page":"62:1","volume":"48","author":"S Mittal","year":"2016","unstructured":"Mittal, S.: A survey of techniques for approximate computing. ACM Comput. Surv. 48(4), 62:1\u201362:33 (2016)","journal-title":"ACM Comput. Surv."},{"key":"45_CR18","doi-asserted-by":"crossref","unstructured":"Monazzah, A.M.H., Shoushtari, M., Miremadi, S.G., Rahmani, A.M., Dutt, N.: QuARK: Quality-configurable approximate STT-MRAM cache by fine-grained tuning of reliability-energy knobs. In: 2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 1\u20136 (2017)","DOI":"10.1109\/ISLPED.2017.8009198"},{"issue":"2","key":"45_CR19","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/JSSC.2014.2362853","volume":"50","author":"M Natsui","year":"2015","unstructured":"Natsui, M., Suzuki, D., Sakimura, N., Nebashi, R., Tsuji, Y., Morioka, A., Sugibayashi, T., Miura, S., Honjo, H., Kinoshita, K., Ikeda, S., Endoh, T., Ohno, H., Hanyu, T.: Nonvolatile logic-in-memory LSI using cycle-based power gating and its application to motion-vector prediction. IEEE J. Solid State Circuits 50(2), 476\u2013489 (2015)","journal-title":"IEEE J. Solid State Circuits"},{"key":"45_CR20","doi-asserted-by":"crossref","unstructured":"Oboril, F., Shirvanian, A., Tahoori, M.: Fault tolerant approximate computing using emerging non-volatile spintronic memories. In: 2016 IEEE 34th VLSI Test Symposium (VTS) (2016)","DOI":"10.1109\/VTS.2016.7477306"},{"key":"45_CR21","doi-asserted-by":"crossref","unstructured":"Ranjan, A., Venkataramani, S., Fong, X., Roy, K., Raghunathan, A.: Approximate storage for energy efficient spintronic memories. In: 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136 (2015)","DOI":"10.1145\/2744769.2744799"},{"key":"45_CR22","doi-asserted-by":"crossref","unstructured":"Ranjan, A., Venkataramani, S., Pajouhi, Z., Venkatesan, R., Roy, K., Raghunathan, A.: STAxCache: An approximate, energy efficient STT-MRAM cache. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 356\u2013361 (2017)","DOI":"10.23919\/DATE.2017.7927016"},{"key":"45_CR23","doi-asserted-by":"crossref","unstructured":"Sampson, A., Nelson, J., Strauss, K., Ceze, L.: Approximate storage in solid-state memories. In: 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 25\u201336 (2013)","DOI":"10.1145\/2540708.2540712"},{"key":"45_CR24","unstructured":"Spinmodel Library (2015). http:\/\/www.spinlib.com\/STT_PMA_MTJ.html. Accessed 1 Oct 2015"},{"key":"45_CR25","doi-asserted-by":"crossref","unstructured":"Teimoori, M.T., Hanif, M.A., Ejlali, A.,Shafique, M.: AdAM: Adaptive approximation management for the non-volatile memory hierarchies. In: 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 785\u2013790 (2018)","DOI":"10.23919\/DATE.2018.8342113"},{"key":"45_CR26","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1038\/nmat3171","volume":"11","author":"W-G Wang","year":"2012","unstructured":"Wang, W.-G., Li, M., Hageman, S., Chien, C.L.: Electric-field-assisted switching in magnetic tunnel junctions. Nat. Mater. 11, 64\u201368 (2012)","journal-title":"Nat. Mater."},{"issue":"2","key":"45_CR27","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1109\/JETCAS.2016.2547681","volume":"6","author":"S Wang","year":"2016","unstructured":"Wang, S., Lee, H., Ebrahimi, F., Amiri, P.K., Wang, K.L., Gupta, P.: Comparative evaluation of spin-transfer-torque and magnetoelectric random access memory. IEEE J. Emerg. Sel. Topics Circuits Syst. 6(2), 134\u2013145 (2016)","journal-title":"IEEE J. Emerg. Sel. Topics Circuits Syst."},{"issue":"3","key":"45_CR28","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1109\/LED.2018.2791510","volume":"39","author":"L Wang","year":"2018","unstructured":"Wang, L., Kang, W., Ebrahimi, F., Li, X., Huang, Y., Zhao, C., Wang, K.L., Zhao, W.: Voltage-controlled magnetic tunnel junctions for processing-in-memory implementation. IEEE Electron Device Lett. 39(3), 440\u2013443 (2018)","journal-title":"IEEE Electron Device Lett."},{"issue":"4","key":"45_CR29","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1038\/s41928-018-0160-7","volume":"1","author":"M Wang","year":"2018","unstructured":"Wang, M., Cai, W., Zhu, D., Wang, Z., Kan, J., Zhao, Z., Cao, K., Wang, Z., Zhang, Y., Zhang, T., Park, C., Wang, J., Fert, A., Zhao, W.: Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spinorbit and spin-transfer torques. Nat. Electron. 1(4), 582\u2013588 (2018a)","journal-title":"Nat. Electron."},{"issue":"3","key":"45_CR30","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/LED.2018.2795039","volume":"39","author":"Z Wang","year":"2018","unstructured":"Wang, Z., Zhang, L., Wang, M., Wang, Z., Zhu, D., Zhang, Y., Zhao, W.: High-density nand-like spin transfer torque memory with spin orbit torque erase operation. IEEE Electron Device Lett. 39(3), 343\u2013346 (2018b)","journal-title":"IEEE Electron Device Lett."},{"issue":"5","key":"45_CR31","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/LED.2019.2907063","volume":"40","author":"Z Wang","year":"2019","unstructured":"Wang, Z., Zhou, H., Wang, M., Cai, W., Zhu, D., Klein, J., Zhao, W.: Proposal of toggle spin torques magnetic RAM for ultrafast computing. IEEE Electron Device Lett. 40(5), 726\u2013729 (2019)","journal-title":"IEEE Electron Device Lett."},{"key":"45_CR32","doi-asserted-by":"crossref","unstructured":"Yamaga,Y., Deguchi,Y., Fukuyama,S., Takeuchi,K.: 5x reliability enhanced 40 nm TaOx approximate-ReRAM with domain-specific computing for real-time image recognition of IoT edge devices. In: 2018 IEEE Symposium on VLSI Technology, pp. 109\u2013110 (2018)","DOI":"10.1109\/VLSIT.2018.8510669"},{"issue":"4","key":"45_CR33","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MM.2018.043191123","volume":"38","author":"S Yesil","year":"2018","unstructured":"Yesil, S., Akturk, I., Karpuzcu, U.R.: Toward dynamic precision scaling. IEEE Micro 38(4), 30\u201339 (2018)","journal-title":"IEEE Micro"},{"issue":"7","key":"45_CR34","doi-asserted-by":"crossref","first-page":"938","DOI":"10.1109\/TCSII.2017.2738844","volume":"65","author":"B Zeinali","year":"2018","unstructured":"Zeinali, B., Karsinos, D., Moradi, F.: Progressive scaled STT-RAM for approximate computing in multimedia applications. IEEE Trans. Circuits Syst. II Express Briefs 65(7), 938\u2013942 (2018)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"7","key":"45_CR35","doi-asserted-by":"crossref","first-page":"938","DOI":"10.1109\/TCSII.2017.2738844","volume":"65","author":"B Zeinali","year":"2018","unstructured":"Zeinali, B., Karsinos, D., Moradi, F.: Progressive scaled STT-RAM for approximate computing in multimedia applications. IEEE Trans. Circuits Syst. II Express Briefs 65(7), 938\u2013942 (2018)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"10","key":"45_CR36","doi-asserted-by":"crossref","first-page":"4295","DOI":"10.1109\/TED.2017.2726544","volume":"64","author":"H Zhang","year":"2017","unstructured":"Zhang, H., Kang, W., Wang, L., Wang, K.L., Zhao, W.: Stateful reconfigurable logic via a single-voltage-gated spin hall-effect driven magnetic tunnel junction in a spintronic memory. IEEE Trans. Electron Devices 64(10), 4295\u20134301 (2017)","journal-title":"IEEE Trans. Electron Devices"},{"key":"45_CR37","doi-asserted-by":"crossref","unstructured":"Zhao, H., Xue, L., Chi, P., Zhao, J.: Approximate image storage with multi-level cell STT-MRAM main memory. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) 2017, pp. 268\u2013275 (2017)","DOI":"10.1109\/ICCAD.2017.8203788"}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-020-00045-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-020-00045-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-020-00045-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,6]],"date-time":"2022-11-06T14:23:41Z","timestamp":1667744621000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-020-00045-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,11]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020,9]]}},"alternative-id":["45"],"URL":"https:\/\/doi.org\/10.1007\/s42514-020-00045-6","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"type":"print","value":"2524-4922"},{"type":"electronic","value":"2524-4930"}],"subject":[],"published":{"date-parts":[[2020,8,11]]},"assertion":[{"value":"17 February 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 July 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 August 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}