{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T15:47:15Z","timestamp":1747410435581,"version":"3.37.3"},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T00:00:00Z","timestamp":1600128000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T00:00:00Z","timestamp":1600128000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"name":"High-level Personnel for Defense Technology Program","award":["2017-JCJQ-ZQ-013"],"award-info":[{"award-number":["2017-JCJQ-ZQ-013"]}]},{"name":"NSF","award":["61902405"],"award-info":[{"award-number":["61902405"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s42514-020-00049-2","type":"journal-article","created":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T12:02:39Z","timestamp":1600171359000},"page":"401-414","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A survey on optimizations towards best-effort hardware transactional memory"],"prefix":"10.1007","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2005-2831","authenticated-orcid":false,"given":"Zhenwei","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruibo","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenzhe","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,9,15]]},"reference":[{"key":"49_CR1","doi-asserted-by":"publisher","unstructured":"Abadi, M., Birrell, A., Harris, T., Isard, M.: Semantics of transactional memory and automatic mutual exclusion. ACM Trans. Program. Lang. Syst. 33(1). https:\/\/doi.org\/10.1145\/1889997.1889999","DOI":"10.1145\/1889997.1889999"},{"issue":"6","key":"49_CR2","doi-asserted-by":"crossref","first-page":"685","DOI":"10.1002\/cpe.1553","volume":"22","author":"L Adhianto","year":"2010","unstructured":"Adhianto, L., Banerjee, S., Fagan, M., Krentel, M., Marin, G., Mellor-Crummey, J., Tallent, N.R.: Hpctoolkit: Tools for performance analysis of optimized parallel programs. Concurr. Comput. Pract. Exp. 22(6), 685\u2013701 (2010)","journal-title":"Concurr. Comput. Pract. Exp."},{"key":"49_CR3","doi-asserted-by":"crossref","unstructured":"Ansari, M., Jarvis, K., Kotselidis, C., Lujan, M., Kirkham, C., Watson, I.: Profiling transactional memory applications. In: 2009 17th Euromicro International Conference on Parallel, Distributed and Network-based Processing, pp. 11\u201320. (2009)","DOI":"10.1109\/PDP.2009.35"},{"key":"49_CR4","doi-asserted-by":"publisher","unstructured":"Apalkov, D., Khvalkovskiy, A., Watts, S., Nikitin, V., Tang, X., Lottis, D., Moon, K., Luo, X., Chen, E., Ong, A., et al.: Spin-transfer torque magnetic random access memory (stt-mram). J. Emerg. Technol. Comput. Syst. 9(2) (2013). https:\/\/doi.org\/10.1145\/2463585.2463589","DOI":"10.1145\/2463585.2463589"},{"key":"49_CR5","unstructured":"Armstrong, N., Felber, P., Gramoli, V.: Space-constrained data structures for htm (2018)"},{"issue":"2","key":"49_CR6","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1023\/A:1013689704352","volume":"47","author":"P Auer","year":"2002","unstructured":"Auer, P., Cesa-Bianchi, N., Fischer, P.: Finite-time analysis of the multiarmed bandit problem. Mach. Learn. 47(2), 235\u2013256 (2002)","journal-title":"Mach. Learn."},{"key":"49_CR7","unstructured":"Avni, H., Kuszmaul, B.C.: Improving htm scaling with consistency-oblivious programming. In: 9th Workshop on Transactional Computing, TRANSACT, vol. 14 (2014)"},{"key":"49_CR8","doi-asserted-by":"publisher","unstructured":"Avni, H., Levy, E., Mendelson, A.: Hardware transactions in nonvolatile memory. In: Proceedings of the 29th International Symposium on Distributed Computing - Volume 9363, ser. DISC 2015, pp. 617\u2013630. Springer, Berlin (2015). https:\/\/doi.org\/10.1007\/978-3-662-48653-541","DOI":"10.1007\/978-3-662-48653-541"},{"key":"49_CR9","unstructured":"Belay, A., Bittau, A., Mashtizadeh, A., Terei, D., Mazi\u00e8res, D., Kozyrakis, C.: Dune: Safe user-level access to privileged CPU features. In: Presented as part of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI 12), pp. 335\u2013348. USENIX, Hollywood, CA (2012). https:\/\/www.usenix.org\/conference\/osdi12\/technical-sessions\/presentation\/belay"},{"issue":"1","key":"49_CR10","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1006\/jpdc.1996.0107","volume":"37","author":"RD Blumofe","year":"1996","unstructured":"Blumofe, R.D., Joerg, C.F., Kuszmaul, B.C., Leiserson, C.E., Randall, K.H., Zhou, Y.: Cilk: an efficient multithreaded runtime system. J. Parallel Distrib. Comput. 37(1), 55\u201369 (1996)","journal-title":"J. Parallel Distrib. Comput."},{"key":"49_CR11","doi-asserted-by":"crossref","unstructured":"Bonnichsen, L.F., Probst, C.W., Karlsson, S.: Hardware transactional memory optimization guidelines, applied to ordered maps. In: 2015 IEEE Trustcom\/BigDataSE\/ISPA, vol. 3, pp. 124\u2013131. (2015)","DOI":"10.1109\/Trustcom.2015.621"},{"key":"49_CR12","doi-asserted-by":"publisher","unstructured":"Brown, T.: A template for implementing fast lock-free trees using htm. In: Proceedings of the ACM Symposium on Principles of Distributed Computing, ser. PODC \u201917, pp. 293\u2013302. Association for Computing Machinery, New York, NY, USA (2017). https:\/\/doi.org\/10.1145\/3087801.3087834","DOI":"10.1145\/3087801.3087834"},{"key":"49_CR13","doi-asserted-by":"publisher","unstructured":"Brown, T., Kogan, A., Lev, Y., Luchangco, V.: Investigating the performance of hardware transactions on a multi-socket machine. In: Proceedings of the 28th ACM Symposium on Parallelism in Algorithms and Architectures, ser. SPAA \u201916, pp. 121\u2013132. Association for Computing Machinery, New York, NY (2016). https:\/\/doi.org\/10.1145\/2935764.2935796","DOI":"10.1145\/2935764.2935796"},{"issue":"2","key":"49_CR14","first-page":"223","volume":"28","author":"GW Burr","year":"2010","unstructured":"Burr, G.W., Breitwisch, M.J., Franceschini, M., Garetto, D., Gopalakrishnan, K., Jackson, B., Kurdi, B., Lam, C., Lastras, L.A., Padilla, A., et al.: Phase change memory technology. J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater. Process. Measure. Phenomena 28(2), 223\u2013262 (2010)","journal-title":"J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater. Process. Measure. Phenomena"},{"key":"49_CR15","unstructured":"Calciu, I., Shpeisman, T., Pokam, G., Herlihy, M.: Improved single global lock fallback for best-effort hardware transactional memory. In: Transaction on 2014 Workshop. ACM (2014)"},{"key":"49_CR16","doi-asserted-by":"crossref","unstructured":"Castro, D., Romano, P., Barreto, J.: Hardware transactional memory meets memory persistency. In: 2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 368\u2013377 (2018)","DOI":"10.1109\/IPDPS.2018.00046"},{"key":"49_CR17","doi-asserted-by":"crossref","unstructured":"Chakrabarti, D.R., Banerjee, P., Boehm, H., Joisha, P.G., Schreiber, R.S.: The runtime abort graph and its application to software transactional memory optimization. In: International Symposium on Code Generation and Optimization (CGO 2011), pp. 42\u201353. (2011)","DOI":"10.1109\/CGO.2011.5764673"},{"key":"49_CR18","doi-asserted-by":"publisher","unstructured":"Dalessandro, L., Carouge, F., White, S., Lev, Y., Moir, M., Scott, M.L., Spear, M.F.: Hybrid norec: a case study in the effectiveness of best effort hardware transactional memory. SIGPLAN Not. 46(3), 39\u201352 (2011). https:\/\/doi.org\/10.1145\/1961296.1950373","DOI":"10.1145\/1961296.1950373"},{"key":"49_CR19","doi-asserted-by":"publisher","unstructured":"Dice, D., Kogan, A., Lev, Y.: Refined transactional lock elision. In: Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, ser. PPoPP \u201916, pp. 19:1\u201319:12. ACM, New York, NY, USA (2016). https:\/\/doi.org\/10.1145\/2851141.2851162","DOI":"10.1145\/2851141.2851162"},{"key":"49_CR20","unstructured":"Dice, D., Herlihy, M., Lea, D., Lev, Y., Luchangco, V., Mesard, W., Moir, M., Moore, K., Dan, N., Sun, M.: Applications of the adaptive transactional memory test platform. Applications of the Adaptive Transactional Memory Test Platform Researchgate (2008)"},{"key":"49_CR21","unstructured":"Dice, D., Harris, T., Kogan, A., Lev, Y.: The influence of malloc placement on tsx hardware transactional memory. arXiv:1504.04640 (2015)"},{"key":"49_CR22","unstructured":"Diegues, N., Romano, P.: Self-tuning intel transactional synchronization extensions. In: 11th International Conference on Autonomic Computing (ICAC 14), pp. 209\u2013219. USENIX Association, Philadelphia, PA (2014). https:\/\/www.usenix.org\/conference\/icac14\/technical-sessions\/presentation\/diegues"},{"key":"49_CR23","doi-asserted-by":"crossref","unstructured":"Diegues, N., Romano, P., Rodrigues, L.: Virtues and limitations of commodity hardware transactional memory. In: 2014 23rd International Conference on Parallel Architecture and Compilation Techniques (PACT), pp. 3\u201314. (2014)","DOI":"10.1145\/2628071.2628080"},{"key":"49_CR24","doi-asserted-by":"publisher","unstructured":"Giles, E., Doshi, K., Varman, P.: Continuous checkpointing of htm transactions in nvm. SIGPLAN Not. 52(9), 70\u201381. (2017). https:\/\/doi.org\/10.1145\/3156685.3092270","DOI":"10.1145\/3156685.3092270"},{"issue":"2","key":"49_CR25","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MM.2014.10","volume":"34","author":"P Hammarlund","year":"2014","unstructured":"Hammarlund, P., Martinez, A.J., Bajwa, A.A., Hill, D.L., Hallnor, E., Jiang, H., Dixon, M., Derr, M., Hunsaker, M., Kumar, R., Osborne, R.B., Rajwar, R., Singhal, R., D\u2019Sa, R., Chappell, R., Kaushik, S., Chennupaty, S., Jourdan, S., Gunther, S., Piazza, T., Burton, T.: Haswell: The fourth-generation intel core processor. IEEE Micro 34(2), 6\u201320 (2014)","journal-title":"IEEE Micro"},{"key":"49_CR26","doi-asserted-by":"publisher","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th annual international symposium on computer architecture, ser. ISCA \u201993, pp. 289\u2013300. ACM, New York, NY, USA (1993). https:\/\/doi.org\/10.1145\/165123.165164","DOI":"10.1145\/165123.165164"},{"issue":"12","key":"49_CR27","doi-asserted-by":"publisher","first-page":"1612","DOI":"10.1109\/12.40842","volume":"38","author":"MD Hill","year":"1989","unstructured":"Hill, M.D., Smith, A.J.: Evaluating associativity in cpu caches. IEEE Trans. Comput. 38(12), 1612\u20131630 (1989)","journal-title":"IEEE Trans. Comput."},{"key":"49_CR28","unstructured":"Intel Corporation: Intel 64 and IA-32 Architectures Software Developer\u2019s Manual (2016)"},{"key":"49_CR29","unstructured":"Izraelevitz, J., Kogan, A., Lev, Y.: Implicit acceleration of critical sections via unsuccessful speculation. 11th ACM SIGPLAN Wkshp. on Transactional Computing, TRANSACT, vol. 16 (2016)"},{"key":"49_CR30","doi-asserted-by":"crossref","unstructured":"Izraelevitz, J., Xiang, L., Scott, M.L.: Performance improvement via always-abort htm. In: 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 79\u201390 (2017)","DOI":"10.1109\/PACT.2017.16"},{"key":"49_CR31","unstructured":"Izraelevitz, J., Yang, J., Zhang, L., Kim, J., Liu, X., Memaripour, A., Soh, Y.J., Wang, Z., Xu, Y., Dulloor, S.R., et al.: Basic performance measurements of the intel optane dc persistent memory module. arXiv:1903.05714 (2019)"},{"key":"49_CR32","doi-asserted-by":"crossref","unstructured":"Joshi, A., Nagarajan, V., Cintra, M., Viglas, S.: Dhtm: Durable hardware transactional memory. In: 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pp. 452\u2013465 (2018)","DOI":"10.1109\/ISCA.2018.00045"},{"key":"49_CR33","doi-asserted-by":"publisher","unstructured":"Li, X., Gulila, A.: Optimised memory allocation for less false abortion and better performance in hardware transactional memory. Int. J. Parallel Emerg Distrib. Syst. (2019). https:\/\/doi.org\/10.1080\/17445760.2019.1605605","DOI":"10.1080\/17445760.2019.1605605"},{"key":"49_CR34","doi-asserted-by":"crossref","unstructured":"Liu, Y., Gottschlich, J., Pokam, G., Spear, M.: Tsxprof: Profiling hardware transactions. In: 2015 International Conference on Parallel Architecture and Compilation (PACT), pp. 75\u201386. (2015)","DOI":"10.1109\/PACT.2015.28"},{"key":"49_CR35","doi-asserted-by":"publisher","unstructured":"Liu, M., Zhang, M., Chen, K., Qian, X., Wu, Y., Zheng, W., Ren, J.: Dudetm: building durable transactions with decoupling for persistent memory. In: Proceedings of the twenty-second international conference on architectural support for programming languages and operating systems, ser. ASPLOS \u201917. New York, NY, USA: Association for Computing Machinery, pp. 329\u2013343 (2017). https:\/\/doi.org\/10.1145\/3037697.3037714","DOI":"10.1145\/3037697.3037714"},{"key":"49_CR36","doi-asserted-by":"crossref","unstructured":"Minh, Chi Cao, Chung, JaeWoong, Kozyrakis, C., Olukotun, K.: Stamp: Stanford transactional applications for multi-processing. In: 2008 IEEE International Symposium on Workload Characterization, pp. 35\u201346. (2008)","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"49_CR37","doi-asserted-by":"publisher","unstructured":"Nguyen, D., Pingali, K.: What scalable programs need from transactional memory. In: Proceedings of the twenty-second international conference on architectural support for programming languages and operating systems, ser. ASPLOS \u201917, pp. 105\u2013118. Association for Computing Machinery, New York, NY (2017). https:\/\/doi.org\/10.1145\/3037697.3037750","DOI":"10.1145\/3037697.3037750"},{"key":"49_CR38","doi-asserted-by":"publisher","unstructured":"Peng, I.B., Gokhale, M.B., Green, E.W.: System evaluation of the intel optane byte-addressable nvm. In: Proceedings of the International Symposium on Memory Systems, ser. MEMSYS \u201919, pp. 304\u2013315. Association for Computing Machinery, New York, NY, USA (2019). https:\/\/doi.org\/10.1145\/3357526.3357568","DOI":"10.1145\/3357526.3357568"},{"key":"49_CR39","doi-asserted-by":"publisher","unstructured":"Sanchez, D., Yen, L., Hill, M.D., Sankaralingam, K.: Implementing signatures for transactional memory. In: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO 40, pp. 123\u2013133. IEEE Computer Society, Washington, DC, USA (2007). https:\/\/doi.org\/10.1109\/MICRO.2007.24","DOI":"10.1109\/MICRO.2007.24"},{"key":"49_CR40","doi-asserted-by":"crossref","unstructured":"Sanchez, D., Kozyrakis, C.: The zcache: decoupling ways and associativity. In: 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 187\u2013198. (2010)","DOI":"10.1109\/MICRO.2010.20"},{"key":"49_CR41","doi-asserted-by":"crossref","unstructured":"Sutton, R.S., Barto, A.G.: Reinforcement learning i: Introduction (1998)","DOI":"10.1109\/TNN.1998.712192"},{"key":"49_CR42","doi-asserted-by":"publisher","unstructured":"Volos, H., Tack, A.J., Swift, M.M.: Mnemosyne: lightweight persistent memory. SIGPLAN Not. 46(3), 91\u2013104 (2011). https:\/\/doi.org\/10.1145\/1961296.1950379","DOI":"10.1145\/1961296.1950379"},{"key":"49_CR43","doi-asserted-by":"publisher","unstructured":"Wang, Q., Su, P., Chabbi, M., Liu, X.: Lightweight hardware transactional memory profiling. In: Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming, ser. PPoPP \u201919. New York, NY, USA: Association for Computing Machinery, pp. 186\u2013200. (2019). https:\/\/doi.org\/10.1145\/3293883.3295728","DOI":"10.1145\/3293883.3295728"},{"key":"49_CR44","unstructured":"Wang, X., Zhang, W., Wang, Z., Wei, Z., Chen, H., Zhao, W.: Eunomia: scaling concurrent search trees under contention using htm. In: Sigplan Symposium on Principles and Practice of Parallel Programming"},{"key":"49_CR45","doi-asserted-by":"publisher","unstructured":"Wu, Z., Lu, K., Zhang, W., Nisbet, A., Luj\u00e1n, M.: POSTER: quiescent and versioned shadow copies for NVM. In: 28th International Conference on Parallel Architectures and Compilation Techniques, PACT 2019, Seattle, WA, USA, September 23-26, 2019. IEEE, pp. 491\u2013492 (2019). https:\/\/doi.org\/10.1109\/PACT.2019.00060","DOI":"10.1109\/PACT.2019.00060"},{"issue":"8","key":"49_CR46","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1145\/2858788.2688506","volume":"50","author":"L Xiang","year":"2015","unstructured":"Xiang, L., Scott, M.L.: Software partitioning of hardware transactions. ACM SIGPLAN Notes 50(8), 76\u201386 (2015)","journal-title":"ACM SIGPLAN Notes"},{"key":"49_CR47","doi-asserted-by":"crossref","unstructured":"Xiang, L., Scott, M.L.: Compiler aided manual speculation for high performance concurrent data structures. In: Proceedings of the 18th ACM SIGPLAN symposium on Principles and practice of parallel programming, pp. 47\u201356 (2013)","DOI":"10.1145\/2517327.2442522"},{"key":"49_CR48","unstructured":"Xiang, L., Scott, M.L.: Mspec: A design pattern for concurrent data structures. 7th SIGPLAN Wkshp. on Transactional Computing (TRANSACT), New Orleans, LA (2012)"},{"key":"49_CR49","doi-asserted-by":"publisher","unstructured":"Yoo, R.M., Hughes, C.J., Lai, K., Rajwar, R.: Performance evaluation of Intel$$^{\\textregistered }$$ transactional synchronization extensions for high-performance computing. In: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, ser. SC \u201913. New York, NY, USA: Association for Computing Machinery (2013). https:\/\/doi.org\/10.1145\/2503210.2503232","DOI":"10.1145\/2503210.2503232"},{"key":"49_CR50","doi-asserted-by":"publisher","unstructured":"Zardoshti, P., Zhou, T., Balaji, P., Scott, M.L., Spear, M.: Simplifying transactional memory support in c++. ACM Trans. Archit. Code Optim. 16(3), (2019). https:\/\/doi.org\/10.1145\/3328796","DOI":"10.1145\/3328796"},{"key":"49_CR51","doi-asserted-by":"publisher","unstructured":"Zhang, W., Lu, K., Wang, X.: Versionized process based on non-volatile random-access memory for fine-grained fault tolerance. Front. IT & EE 19(2), 192\u2013205 (2018). https:\/\/doi.org\/10.1631\/FITEE.1601477","DOI":"10.1631\/FITEE.1601477"},{"key":"49_CR52","doi-asserted-by":"publisher","unstructured":"Zhang, W., Lu, K., Wang, X., Jian, J.: Fast persistent heap based on non-volatile memory. IEICE Trans. 100-D(5), 1035\u20131045 (2017). https:\/\/doi.org\/10.1587\/transinf.2016EDP7429","DOI":"10.1587\/transinf.2016EDP7429"},{"key":"49_CR53","doi-asserted-by":"publisher","unstructured":"Zhang, W., Lu, K., Luj\u00e1n, M., Wang, X., Zhou, X.: Fine-grained checkpoint based on non-volatile memory. Front. IT & EE, 18(2), 220\u2013234 (2017). https:\/\/doi.org\/10.1631\/FITEE.1500352","DOI":"10.1631\/FITEE.1500352"},{"key":"49_CR54","doi-asserted-by":"crossref","unstructured":"Zyulkyarov, F., Stipic, S., Harris, T., Unsal, O.S., Cristal, A., Hur, I., Valero, M.: \u201cDiscovering and understanding performance bottlenecks in transactional applications. In: 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 285\u2013294 (2010)","DOI":"10.1145\/1854273.1854311"}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-020-00049-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-020-00049-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-020-00049-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,7]],"date-time":"2023-10-07T10:28:43Z","timestamp":1696674523000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-020-00049-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,15]]},"references-count":54,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["49"],"URL":"https:\/\/doi.org\/10.1007\/s42514-020-00049-2","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"type":"print","value":"2524-4922"},{"type":"electronic","value":"2524-4930"}],"subject":[],"published":{"date-parts":[[2020,9,15]]},"assertion":[{"value":"17 February 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 July 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 September 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}