{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:42:14Z","timestamp":1740181334974,"version":"3.37.3"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T00:00:00Z","timestamp":1604966400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T00:00:00Z","timestamp":1604966400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774091"],"award-info":[{"award-number":["61774091"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1007\/s42514-020-00054-5","type":"journal-article","created":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T13:24:00Z","timestamp":1605014640000},"page":"57-69","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A game theory approach for RTL security verification resources allocation"],"prefix":"10.1007","volume":"3","author":[{"given":"Haoyi","family":"Wang","sequence":"first","affiliation":[]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,11,10]]},"reference":[{"key":"54_CR1","doi-asserted-by":"crossref","unstructured":"Ardeshiricham, A., Wei, H., Marxen, J., Kastner, R.: Register transfer level information flow tracking for provably secure hardware design. In: Design, Automation & Test in Europe Conference & Exhibition (DATE),\u00a0pp. 1691\u20131696\u00a0(2017)","DOI":"10.23919\/DATE.2017.7927266"},{"issue":"9","key":"54_CR2","doi-asserted-by":"publisher","first-page":"1327","DOI":"10.1109\/43.784124","volume":"18","author":"S Boubezari","year":"1999","unstructured":"Boubezari, S., Cerny, E., Kaminska, B., Nadeau-Dostie, B.: Testability analysis and test-point insertion in rtl vhdl specifications for scan-based bist. IEEE Trans. Computer Aided Des. Integr. Circuits Syst. 18(9), 1327\u20131340 (1999)","journal-title":"IEEE Trans. Computer Aided Des. Integr. Circuits Syst."},{"key":"54_CR3","first-page":"1","volume":"99","author":"S Dupuis","year":"2018","unstructured":"Dupuis, S., Flottes, M.L., Natale, G.D., Rouzeyre, B.: Protection against hardware trojans with logic testing: proposed solutions and challenges ahead. IEEE Des. Test 99, 1 (2018)","journal-title":"IEEE Des. Test"},{"key":"54_CR4","doi-asserted-by":"crossref","unstructured":"Fern, N., Kulkarni, S., Cheng, K.T.: Hardware trojans hidden in RTL don\u2019t cares-automated insertion and prevention methodologies. In: 2015 IEEE International Test Conference (ITC), pp. 1\u20138 (2015)","DOI":"10.1109\/TEST.2015.7342387"},{"key":"54_CR5","doi-asserted-by":"crossref","unstructured":"Fern, N., San, I., Cheng, K.T.: Detecting hardware trojans in unspecified functionality through solving satisfiability problems. In: 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 598\u2013504 (2017)","DOI":"10.1109\/ASPDAC.2017.7858389"},{"key":"54_CR6","doi-asserted-by":"crossref","unstructured":"Graf, J.: Trust games: How game theory can guide the development of hardware trojan detection methods. In: 2016 IEEE International Symposium on Hardware Oriented Security & Trust (HOST), pp. 91\u201396 (2016)","DOI":"10.1109\/HST.2016.7495563"},{"key":"54_CR7","doi-asserted-by":"crossref","unstructured":"Guo, X., Dutta, R.G., Mishra, P., Jin, Y.: \u201cScalable soc trust verification using integrated theorem proving and model checking. In: 2016 IEEE International Symposium on Hardware Oriented Security & Trust (HOST), pp. 124\u2013129 (2016)","DOI":"10.1109\/HST.2016.7495569"},{"issue":"2","key":"54_CR8","doi-asserted-by":"publisher","first-page":"721","DOI":"10.1137\/110836183","volume":"23","author":"A Gupte","year":"2011","unstructured":"Gupte, A., Ahmed, S., Cheon, M.S., Dey, S.: Solving mixed integer bilinear problems using milp formulations. Siam J. Optim. 23(2), 721\u2013744 (2011)","journal-title":"Siam J. Optim."},{"key":"54_CR9","doi-asserted-by":"crossref","unstructured":"Hicks, M., Finnicum, M., King, S.T., Martin, M.M.K., Smith, J.M.: Overcoming an untrusted computing base: Detecting and removing malicious hardware automatically. In: IEEE Symposium on Security and Privacy, S&P, pp. 159\u2013172 (2010)","DOI":"10.1109\/SP.2010.18"},{"issue":"8","key":"54_CR10","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/MC.2016.225","volume":"49","author":"W Hu","year":"2016","unstructured":"Hu, W., Mao, B., Oberg, J., Kastner, R.: Detecting hardware trojans with gate-level information-flow tracking. IEEE Comput. 49(8), 44\u201352 (2016)","journal-title":"IEEE Comput."},{"key":"54_CR11","doi-asserted-by":"crossref","unstructured":"Hu, W., Ardeshiricham, A., Gobulukoglu, M.S., Wang, X., Kastner, R.: Property specific information flow analysis for hardware security verification. In: 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138 (2018)","DOI":"10.1145\/3240765.3240839"},{"issue":"05","key":"54_CR12","first-page":"993","volume":"42","author":"Z Huang","year":"2019","unstructured":"Huang, Z., Wang, Q., Yang, P.: Hardware trojan: reasearch progress and new trends on key problems. Chin. J. Comput. 42(05), 993\u20131017 (2019)","journal-title":"Chin. J. Comput."},{"issue":"1","key":"54_CR13","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/MIS.2017.11","volume":"32","author":"L Jian","year":"2017","unstructured":"Jian, L., Smith, A.M., Vorobeychik, Y.: Multidefender security games. IEEE Intell. Syst. 32(1), 50\u201360 (2017)","journal-title":"IEEE Intell. Syst."},{"key":"54_CR14","doi-asserted-by":"crossref","unstructured":"Kamhoua, C.A., Rodriguez, M., Kwiat, K.A.: Testing for hardware trojans: a game-theoretic approach, Decision and Game Theory for Security, pp. 360\u2013369\u00a0(2014)","DOI":"10.1007\/978-3-319-12601-2_22"},{"issue":"SEP","key":"54_CR15","doi-asserted-by":"publisher","first-page":"426","DOI":"10.1016\/j.vlsi.2016.01.004","volume":"55","author":"H Li","year":"2016","unstructured":"Li, H., Liu, Q., Zhang, J.: A survey of hardware trojan threat and defense. Integr. VLSI J. 55(SEP), 426\u2013437 (2016)","journal-title":"Integr. VLSI J."},{"key":"54_CR16","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Vedula, V., Karri, R.: Detecting malicious modifications of data in third-party intellectual property cores. In: 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 112:1\u2013112:6 (2015)","DOI":"10.1145\/2744769.2744823"},{"key":"54_CR17","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Vedula, V., Karri, R.: Formal security verification of third party intellectual property cores for information leakage. In: 2016 29th International Conference on VLSI Design & International Conference on Embedded Systems (VLSID), pp. 547\u2013552 (2016)","DOI":"10.1109\/VLSID.2016.143"},{"key":"54_CR18","doi-asserted-by":"crossref","unstructured":"Rathmair, M., Schupfer, F.: Hardware trojan detection by specifying malicious circuit properties. In: 2013 IEEE 4th International Conference on Electronics Information & Emergency Communication, pp. 317\u2013320 (2013)","DOI":"10.1109\/ICEIEC.2013.6835515"},{"key":"54_CR19","first-page":"1","volume":"99","author":"W Saad","year":"2017","unstructured":"Saad, W., Sanjab, A., Wang, Y., Kamhoua, C., Kwiat, K.: Hardware trojan detection game: a prospect-theoretic approach. IEEE Trans. Veh. Technol. 99, 1\u20131 (2017)","journal-title":"IEEE Trans. Veh. Technol."},{"key":"54_CR20","doi-asserted-by":"crossref","unstructured":"Salmani, H., Tehranipoor, M.: Analyzing circuit vulnerability to hardware trojan insertion at the behavioral level. In: 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pp. 190\u2013195 (2013)","DOI":"10.1109\/DFT.2013.6653605"},{"key":"54_CR21","doi-asserted-by":"crossref","unstructured":"Saha, S., Chakraborty, R.S., Mukhopadhyay, D.: Testability based metric for hardware trojan vulnerability assessment. In: 2016 Euromicro Conference on Digital System Design (DSD), pp. 503\u2013510 (2016)","DOI":"10.1109\/DSD.2016.17"},{"key":"54_CR22","doi-asserted-by":"publisher","first-page":"tvy007","DOI":"10.1093\/cybsec\/tyv007","volume":"1","author":"A Sinha","year":"2015","unstructured":"Sinha, A., Nguyen, T.H., Kar, D., Brown, M., Tambe, M., Jiang, A.X.: From physical security to cybersecurity. J. Cybersecur. 1, tvy007 (2015)","journal-title":"J. Cybersecur."},{"issue":"4","key":"54_CR23","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1145\/2627534.2627536","volume":"41","author":"A Smith","year":"2014","unstructured":"Smith, A., Vorobeychik, Y., Letchford, J.: Multidefender security games on networks. ACM Sigmetrics Perform. Eval. Rev. 41(4), 4\u20137 (2014)","journal-title":"ACM Sigmetrics Perform. Eval. Rev."},{"key":"54_CR24","doi-asserted-by":"crossref","unstructured":"Smith, A.M., Mayo, J.R., Kammler, V., Armstrong, R.C., Vorobeychik, Y.: Using computational game theory to guide verification and security in hardware designs. In: 2017 IEEE International Symposium on Hardware Oriented Security & Trust (HOST), pp. 110\u2013115 (2017)","DOI":"10.1109\/HST.2017.7951808"},{"key":"54_CR25","unstructured":"Tang, Y., Wang, J., Li, S., Liu, Y.: Analysis on infrared spectrum based hardware trojan detection approach. Comput. Eng. Appl. 53(12), 110\u2013132 (2017)"},{"key":"54_CR26","unstructured":"Trust-hub.: http:\/\/www.trust-hub.org. Accessed 7 June 2020"},{"issue":"2","key":"54_CR27","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1007\/s10458-014-9258-0","volume":"29","author":"Y Vorobeychik","year":"2015","unstructured":"Vorobeychik, Y., Letchford, J.: Securing interdependent assets. Auton. Agents Multiagent Syst. 29(2), 305\u2013333 (2015)","journal-title":"Auton. Agents Multiagent Syst."},{"key":"54_CR28","doi-asserted-by":"crossref","unstructured":"Waksman, A., Suozzo, M., Sethumadhavan, S.: FANCI: identification of stealthy malicious logic using boolean functional analysis. In: 2013 ACM SIGSAC Conference on Computer and Communications Security (CCS), pp. 697\u2013708 (2013)","DOI":"10.1145\/2508859.2516654"},{"key":"54_CR29","doi-asserted-by":"crossref","unstructured":"Wang, C., Cai, Y., Zhou, Q., Wang, H.: Asax: Automatic security assertion extraction for detecting hardware trojans. In: 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 84\u201389 (2018)","DOI":"10.1109\/ASPDAC.2018.8297287"},{"key":"54_CR30","unstructured":"Wolf, C.: Yosys open synthesis suite. http:\/\/www.clifford.at\/yosys\/. Accessed 7 June 2020"},{"issue":"1","key":"54_CR31","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1145\/2906147","volume":"22","author":"K Xiao","year":"2016","unstructured":"Xiao, K., Forte, D., Jin, Y., Karri, R., Bhunia, S., Tehranipoor, M.: Hardware trojans: lessons learned after one decade of research. Acm Trans. Des. Autom. Electron. Syst. 22(1), 6 (2016)","journal-title":"Acm Trans. Des. Autom. Electron. Syst."},{"key":"54_CR32","doi-asserted-by":"crossref","unstructured":"Yao, S., Chen, X., Zhang, J., Liu, Q., Wang, J., Xu, Q., Wang, Y., Yang, H.: FASTrust: feature analysis for third-party IP trust verification. In: 2015 IEEE International Test Conference (ITC), pp. 1\u201310 (2015)","DOI":"10.1109\/TEST.2015.7342417"},{"key":"54_CR34","doi-asserted-by":"crossref","unstructured":"Zhang, X., Tehranipoor, M.: Case study: Detecting hardware trojans in third-party digital ip cores. In: 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 67\u201370 (2011)","DOI":"10.1109\/HST.2011.5954998"},{"issue":"7","key":"54_CR35","doi-asserted-by":"publisher","first-page":"1148","DOI":"10.1109\/TCAD.2015.2422836","volume":"34","author":"J Zhang","year":"2015","unstructured":"Zhang, J., Yuan, F., Wei, L., Liu, Y., Xu, Q.: VeriTrust: verification for hardware trust. IEEE Trans. CAD Integr. Circuits Syst. 34(7), 1148\u20131161 (2015)","journal-title":"IEEE Trans. CAD Integr. Circuits Syst."}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-020-00054-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-020-00054-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-020-00054-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,16]],"date-time":"2021-04-16T07:52:08Z","timestamp":1618559528000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-020-00054-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,10]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,3]]}},"alternative-id":["54"],"URL":"https:\/\/doi.org\/10.1007\/s42514-020-00054-5","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"type":"print","value":"2524-4922"},{"type":"electronic","value":"2524-4930"}],"subject":[],"published":{"date-parts":[[2020,11,10]]},"assertion":[{"value":"7 June 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 October 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 November 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}