{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:00Z","timestamp":1772725620876,"version":"3.50.1"},"reference-count":151,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDA18000000"],"award-info":[{"award-number":["XDA18000000"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61732018"],"award-info":[{"award-number":["61732018"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61872335"],"award-info":[{"award-number":["61872335"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61802367"],"award-info":[{"award-number":["61802367"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1007\/s42514-022-00089-w","type":"journal-article","created":{"date-parts":[[2022,3,16]],"date-time":"2022-03-16T15:03:47Z","timestamp":1647443027000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["A survey on superconducting computing technology: circuits, architectures and design tools"],"prefix":"10.1007","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5845-6965","authenticated-orcid":false,"given":"Junying","family":"Huang","sequence":"first","affiliation":[]},{"given":"Rongliang","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Xiaochun","family":"Ye","sequence":"additional","affiliation":[]},{"given":"Dongrui","family":"Fan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,3,16]]},"reference":[{"key":"89_CR1","unstructured":"ABC.: A System for Sequential Synthesis and Verification. https:\/\/people.eecs.berkeley.edu\/~alanmi\/abc\/ (2021)"},{"key":"89_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2565609","volume":"26","author":"Y Ando","year":"2016","unstructured":"Ando, Y., et al.: Design and demonstration of an 8-bit bit-serial RSFQ microprocessor: CORE e4. IEEE Trans. Appl. Supercond. 26, 1\u20135 (2016)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR3","unstructured":"Armin, A., et al. Survey of stochastic computing. ACM Transactions on Embedded computing systems (TECS) 12 (2013)"},{"key":"89_CR4","doi-asserted-by":"crossref","unstructured":"Ayala, C. L., et al.: Mana: A monolithic adiabatic integration architecture microprocessor using 1.4-zj\/op unshunted superconductor josephson junction devices. IEEE J. Solid-State Circ. 56, 1152\u20131165 (2021)","DOI":"10.1109\/JSSC.2020.3041338"},{"key":"89_CR5","doi-asserted-by":"crossref","unstructured":"Bakolo, R. S., et al.: Analysis of a shielding approach for magnetic field tolerant SFQ circuits. IEEE Trans. Appl. Supercond. 27 (2017)","DOI":"10.1109\/TASC.2017.2669646"},{"key":"89_CR6","unstructured":"Bozbey, A., et al. Single flux quantum based ultrahigh speed spiking neuromorphic processor architecture. (2018)"},{"key":"89_CR7","doi-asserted-by":"crossref","unstructured":"Brandes, U., et al.: Fast and Simple Horizontal Coordinate Assignment. Graph Drawing, pp. 31\u201344. Berlin, Heidelberg (2002)","DOI":"10.1007\/3-540-45848-4_3"},{"key":"89_CR8","unstructured":"Brian, R.: Stochastic computing. Proceedings of the ACM spring joint computer conference (1967)"},{"key":"89_CR9","unstructured":"Bunyk, P. I., Rylov, S. V.: Automated calculation of mutual inductance matrices of multilayer superconductor integrated circuits. International superconductive electronics conference (ISEC) (1993)"},{"key":"89_CR153","doi-asserted-by":"crossref","unstructured":"Cai, R., et al.: A stochastic-computing based deep learning framework using adiabatic quantum-flux-parametron superconducting technology. In: Proceedings of the 46th International Symposium on Computer Architecture (ISCA) (2019a)","DOI":"10.1145\/3307650.3322270"},{"key":"89_CR10","doi-asserted-by":"crossref","unstructured":"Cai, R., et al.: IDE Development. Logic synthesis and buffer\/splitter insertion framework for adiabatic quantum-flux-parametron superconducting circuits. IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2019b)","DOI":"10.1109\/ISVLSI.2019.00042"},{"key":"89_CR11","doi-asserted-by":"crossref","unstructured":"Cai, R., et al.: A Buffer and splitter insertion framework for adiabatic quantum-flux-parametron superconducting circuits. IEEE 37th International Conference on Computer Design (ICCD) (2019c)","DOI":"10.1109\/ICCD46524.2019.00067"},{"key":"89_CR12","doi-asserted-by":"crossref","unstructured":"Chang, Y.C. et al.: ASAP: An Analytical Strategy for AQFP placement. IEEE\/ACM International Conference On Computer Aided Design (ICCAD) (2020)","DOI":"10.1145\/3400302.3415626"},{"key":"89_CR13","doi-asserted-by":"crossref","unstructured":"Chen, W., et al.: Rapid single flux quantum T-flip flop operating up to 770 GHz. IEEE Trans. Appl. Supercond. 2 (1999)","DOI":"10.1109\/77.783712"},{"key":"89_CR14","doi-asserted-by":"crossref","unstructured":"Cheng, P., et al.: Multi-terminal routing with length-matching for rapid single flux quantum circuits. Proceedings of the International Conference on Computer-Aided Design (2018)","DOI":"10.1145\/3240765.3243487"},{"key":"89_CR15","first-page":"1","volume":"29","author":"R Cheng","year":"2019","unstructured":"Cheng, R., et al.: Superconducting neuromorphic computing using quantum phase-slip junctions. IEEE Trans. Appl. Supercond. 29, 1\u20135 (2019)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR16","unstructured":"C3.: https:\/\/www.iarpa.gov\/index.php\/research-programs\/c3 (2021)"},{"key":"89_CR17","unstructured":"de Villiers, J. F.: Automated Synthesis, Placement and Routing of Large-Scale RSFQ Integrated Circuits. Dissertation of Stellenbosch University (2021)"},{"key":"89_CR18","unstructured":"de Villiers, J. F.: Die2Sim. https:\/\/github.com\/judefdiv\/Die2Sim (2021)"},{"key":"89_CR19","first-page":"1","volume":"29","author":"JoSIM-Superconductor SPICE Simulator","year":"2019","unstructured":"JoSIM-Superconductor SPICE Simulator: Delport, J. A., Jackman, K., Roux, P. l., Fourie, C. J. IEEE Transactions on Applied Superconductivity 29, 1\u20135 (2019)","journal-title":"J. IEEE Transactions on Applied Superconductivity"},{"key":"89_CR20","doi-asserted-by":"crossref","unstructured":"Dimov, B., et al.: Improved techniques for long-distance signal propagation within the rapid singleflux quantum digital circuits. Proc. Int. Symp. Signals Circ. Syst. 2 (2005)","DOI":"10.1109\/ISSCS.2005.1511345"},{"key":"89_CR21","doi-asserted-by":"crossref","unstructured":"Dorojevets, M., et al.: FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-\/spl mu\/m LTS technology. IEEE Trans. Appl. Supercond. 11, 326\u2013332 (2001)","DOI":"10.1109\/77.919349"},{"key":"89_CR22","unstructured":"Fabrication.: Niobium integrated circuit fabrication. www.hypres.com\/wp-content\/uploads\/2010\/11\/DesignRules-6.pdf (2021)"},{"key":"89_CR23","unstructured":"Fang, E. S., Van Duzer, T.: A Josephson integrated circuit simulator (JSIM) for superconductive electronics application. International superconductive electronics conference (ISEC) (1989)"},{"key":"89_CR24","doi-asserted-by":"crossref","unstructured":"Fayyazi, A., et al.: qEC: A Logical Equivalence Checking Framework Targeting SFQ Superconducting Circuits. IEEE International Superconductive Electronics Conference (ISEC) (2019)","DOI":"10.1109\/ISEC46533.2019.8990894"},{"key":"89_CR25","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/TASC.2010.2103918","volume":"21","author":"T Filippov","year":"2011","unstructured":"Filippov, T., et al.: 8-Bit asynchronous wave-pipelined RSFQ arithmetic-logic unit. IEEE Trans. Appl. Supercond. 21, 847\u2013851 (2011)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR26","doi-asserted-by":"publisher","first-page":"1300205","DOI":"10.1109\/TASC.2012.2228732","volume":"23","author":"C Fourie","year":"2013","unstructured":"Fourie, C., et al.: Status of superconductor electronic circuit design software. IEEE Trans. Appl. Supercond. 23, 1300205\u20131300205 (2013)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR27","first-page":"1","volume":"28","author":"C Fourie","year":"2018","unstructured":"Fourie, C., et al.: Digital superconducting electronics design tools - status and roadmap. IEEE Trans. Appl. Supercond. 28, 1\u201312 (2018)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR28","doi-asserted-by":"crossref","unstructured":"Fourie, C. J., Wetzstein, O., Ortlepp, T., Kunert, J.: Three-dimensional multi-terminal superconductive integrated circuit inductance extraction. Supercond. Sci. Technol. 24, 125015 (2011)","DOI":"10.1088\/0953-2048\/24\/12\/125015"},{"key":"89_CR29","first-page":"1","volume":"28","author":"CJ Fourie","year":"2018","unstructured":"Fourie, C.J.: Extraction of dc-biased SFQ circuit verilog models. IEEE Trans. Appl. Supercond. 28, 1\u201311 (2018)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR30","doi-asserted-by":"publisher","unstructured":"Fu, R., et al.: Equivalence Checking for Superconducting RSFQ Logic Circuits. Proceedings of the 2021 on Great Lakes Symposium on VLSI (GLSVLSI) (2021). https:\/\/doi.org\/10.1145\/3453688.3461486","DOI":"10.1145\/3453688.3461486"},{"key":"89_CR31","doi-asserted-by":"crossref","unstructured":"Fu, R. et al.: An Automatic placement algorithm for superconducting rapid single-flux-quantum logic circuits. IEEE Transactions on Applied Superconductivity. (2021)","DOI":"10.1109\/TASC.2021.3066532"},{"key":"89_CR32","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/77.763251","volume":"9","author":"K Gaj","year":"1999","unstructured":"Gaj, K., et al.: Tools for the computer-aided design of multigigahertz superconducting digital circuits. IEEE Trans. Appl. Supercond. 9, 18\u201338 (1999)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR33","doi-asserted-by":"publisher","first-page":"3151","DOI":"10.1109\/77.622000","volume":"7","author":"K Gaj","year":"1997","unstructured":"Gaj, K., Cheah, C.-H., Friedman, E.G., Feldman, M.J.: Functional modeling of RSFQ circuits using Verilog HDL. IEEE Trans. Appl. Superconduct. 7, 3151\u20133154 (1997)","journal-title":"IEEE Trans. Appl. Superconduct."},{"key":"89_CR34","doi-asserted-by":"crossref","unstructured":"Gaj, K., et al.: Timing of multi-gigahertz rapid single flux quantum digital circuits. High Performance Clock Distribution Networks. Springer. 135\u2013164 (1997)","DOI":"10.1007\/978-1-4684-8440-3_11"},{"key":"89_CR35","first-page":"1","volume":"30","author":"P Ghasem","year":"2019","unstructured":"Ghasem, P., et al.: An efficient pipelined architecture for superconducting single flux quantum logic circuits utilizing dual clocks. In IEEE Transactions on Applied Superconductivity 30, 1\u201312 (2019)","journal-title":"In IEEE Transactions on Applied Superconductivity"},{"key":"89_CR36","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"MC Hansen","year":"1999","unstructured":"Hansen, M.C., et al.: Unveiling the iscas-85 benchmarks: a case study in reverse engineering. IEEE Des. Test Comput. 16, 72\u201380 (1999)","journal-title":"IEEE Des. Test Comput."},{"key":"89_CR37","doi-asserted-by":"publisher","first-page":"3434","DOI":"10.1109\/77.622122","volume":"7","author":"T Harnisch","year":"1997","unstructured":"Harnisch, T., Kunert, J., Toepfer, H., Uhlmann, H.F.: Design centering methods for yield optimization of cryoelectronic circuits. IEEE Trans. Appl. Supercond. 7, 3434\u20133437 (1997)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR38","unstructured":"Herr, Q. P.: Single flux quantum circuits. US Patent 7724020. (2010)"},{"key":"89_CR39","doi-asserted-by":"publisher","first-page":"3337","DOI":"10.1109\/77.403306","volume":"5","author":"QP Herr","year":"1995","unstructured":"Herr, Q.P., Feldman, M.J.: Multiparameter optimization of RSFQ circuits using the method of inscribed hyperspheres. IEEE Trans. Appl. Superconduct. 5, 3337\u20133340 (1995)","journal-title":"IEEE Trans. Appl. Superconduct."},{"key":"89_CR40","doi-asserted-by":"publisher","first-page":"1701610","DOI":"10.1109\/TASC.2013.2244634","volume":"23","author":"DS Holmes","year":"2013","unstructured":"Holmes, D.S., et al.: Energy-efficient superconducting computing-power budgets and requirements. IEEE Trans. Appl. Supercond. 23, 1701610\u20131701610 (2013)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR41","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MC.2015.375","volume":"48","author":"D Holmes","year":"2015","unstructured":"Holmes, D., et al.: Superconducting computing in large-scale hybrid systems. Computer 48, 34\u201342 (2015)","journal-title":"Computer"},{"key":"89_CR42","unstructured":"IARPA SuperTools Program.: https:\/\/www.iarpa.gov\/index.php\/research-rograms\/supertools (2018)"},{"key":"89_CR43","doi-asserted-by":"publisher","first-page":"2689","DOI":"10.3762\/bjnano.8.269","volume":"8","author":"I Igor","year":"2017","unstructured":"Igor, I., et al.: Beyond Moore\u2019s technologies: operation principles of a superconductor alternative. Beilstein J. Nanotechnol. 8, 2689\u20132710 (2017)","journal-title":"Beilstein J. Nanotechnol."},{"key":"89_CR44","unstructured":"Intelligent Design of Electronic Assets.:www.darpa.mil\/program\/intelligent-design-of-electronic-assets (2021)"},{"key":"89_CR45","doi-asserted-by":"crossref","unstructured":"Ishida, K., et al.: 32 GHz 6.5 mW gate-level-pipelined 4-bit processor using superconductor single-flux-quantum logic. IEEE Symposium on VLSI Circuits (2020a)","DOI":"10.1109\/VLSICircuits18222.2020.9162826"},{"key":"89_CR46","doi-asserted-by":"crossref","unstructured":"Ishida, K., et al.: Supernpu: An extremely fast neural processing unit using superconducting logic devices. 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2020","DOI":"10.1109\/MICRO50266.2020.00018"},{"key":"89_CR47","doi-asserted-by":"crossref","unstructured":"Jackman, K., et al.: Flux trapping experiments to verify simulation models. Supercond. Sci. Technol. 33, 105001 (2020)","DOI":"10.1088\/1361-6668\/aba79b"},{"key":"89_CR48","doi-asserted-by":"publisher","unstructured":"Jouppi, N. P., et al.: In-datacenter performance analysis of a tensor processing unit. Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA) (2017). https:\/\/doi.org\/10.1145\/3079856.3080246","DOI":"10.1145\/3079856.3080246"},{"key":"89_CR49","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1109\/TASC.2003.813922","volume":"13","author":"Y Kameda","year":"2003","unstructured":"Kameda, Y., et al.: Automatic Josephson-transmission-line routing for single-flux-quantum cell-based logic circuits. IEEE Trans. Appl. Supercond. 13, 519\u2013522 (2003)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR50","doi-asserted-by":"publisher","first-page":"508","DOI":"10.1109\/TASC.2007.898718","volume":"17","author":"Y Kameda","year":"2007","unstructured":"Kameda, Y., et al.: A new design methodology for single-flux-quantum (SFQ) logic circuits using passive-transmission-line (PTL) wiring. IEEE Trans. Appl. Supercond. 17, 508\u2013511 (2007)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR51","first-page":"1179","volume":"43","author":"Y Kameda","year":"2006","unstructured":"Kameda, Y., Yorozu, S., Hashimoto, Y.: Automatic single-flux-quantum (SFQ) logic synthesis method for top-down circuit design. J. Phys: Conf. Ser. 43, 1179\u20131182 (2006)","journal-title":"J. Phys: Conf. Ser."},{"key":"89_CR52","doi-asserted-by":"publisher","first-page":"1750","DOI":"10.1109\/22.310584","volume":"42","author":"M Kamon","year":"1994","unstructured":"Kamon, M., Tsuk, M.J., White, J.K.: FASTHENRY: a multipole-accelerated 3-D inductance extraction program. IEEE Trans. Microw. Theory Tech. 42, 1750\u20131758 (1994)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"89_CR53","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1109\/TASC.2003.813932","volume":"13","author":"J Kang","year":"2003","unstructured":"Kang, J., et al.: Current recycling and SFQ signal transfer in large scale RSFQ circuits. IEEE Trans. Appl. Supercond. 13, 547\u2013550 (2003)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR54","doi-asserted-by":"publisher","unstructured":"Katam, N. et al.: Ground plane partitioning for current recycling of superconducting circuits. Design, Automation & Test in Europe Conference & Exhibition (DATE) (2020). https:\/\/doi.org\/10.23919\/DATE48585.2020.9116557","DOI":"10.23919\/DATE48585.2020.9116557"},{"key":"89_CR55","doi-asserted-by":"crossref","unstructured":"Katam, N., Shafaei, A., Pedram, M.: Design of complex rapid single-flux-quantum cells with application to logic synthesis. In: 16th International Superconductive Electronics Conference (ISEC) (2017)","DOI":"10.1109\/ISEC.2017.8314236"},{"key":"89_CR56","doi-asserted-by":"publisher","first-page":"1090","DOI":"10.1109\/77.919537","volume":"11","author":"MM Khapaev","year":"2001","unstructured":"Khapaev, M.M., Kidiyarova-Shevchenko, A.Y., Magnelind, P., Kupriyanov, M.Y.: 3D-MLSI: software package for inductance calculation in multilayer superconducting integrated circuits. IEEE Trans. Appl. Supercond. 11, 1090\u20131093 (2001)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR57","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2018.2793203","volume":"28","author":"N Kito","year":"2018","unstructured":"Kito, N., et al.: A fast wire-routing method and an automatic layout tool for RSFQ digital circuits considering wire-length matching. IEEE Trans. Appl. Supercond. 28, 1\u20135 (2018)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR58","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2521798","volume":"26","author":"N Kito","year":"2016","unstructured":"Kito, N., et al.: Automatic wire-routing of SFQ digital circuits considering wire-length matching. IEEE Trans. Appl. Supercond. 26, 1\u20135 (2016)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR59","doi-asserted-by":"publisher","first-page":"1534","DOI":"10.1109\/JPROC.2004.833655","volume":"92","author":"R Kleiner","year":"2004","unstructured":"Kleiner, R., et al.: Superconducting quantum interference devices: state of the art and applications. Proc. IEEE 92, 1534\u20131548 (2004)","journal-title":"Proc. IEEE"},{"key":"89_CR60","doi-asserted-by":"publisher","first-page":"320","DOI":"10.1109\/TASC.2005.849818","volume":"15","author":"T Kondo","year":"2005","unstructured":"Kondo, T., et al.: Design and implementation of stochastic neurosystem using SFQ logic circuits. IEEE Trans. Appl. Supercond. 15, 320\u2013323 (2005)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR61","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/77.233410","volume":"3","author":"A Krasniewski","year":"1993","unstructured":"Krasniewski, A.: Logic simulation of RSFQ circuits. IEEE Trans. Appl. Superconduct. 3, 33\u201338 (1993)","journal-title":"IEEE Trans. Appl. Superconduct."},{"key":"89_CR62","doi-asserted-by":"crossref","unstructured":"Krylov, G. et al.: Design methodology for distributed large scale ERSFQ bias networks. IEEE Trans. Very Large Scale Integration (VLSI) Syst.. 28(11), 2438\u20132447 (2020)","DOI":"10.1109\/TVLSI.2020.3023054"},{"key":"89_CR63","doi-asserted-by":"crossref","unstructured":"Krylov, G. et al.: Partitioning RSFQ circuits for current recycling. IEEE Transactions on Applied Superconductivity, (2021)","DOI":"10.1007\/978-3-030-76885-0_14"},{"key":"89_CR64","unstructured":"Lee, S. et al.: Irredundant buffer and splitter insertion and scheduling-based optimization for AQFP circuits. 30th International Workshop on Logic & Synthesis (IWLS) (2021)"},{"key":"89_CR65","doi-asserted-by":"publisher","first-page":"899","DOI":"10.1007\/s12598-018-1109-8","volume":"38","author":"G Li","year":"2019","unstructured":"Li, G., et al.: Fabrication and characterization of superconducting RSFQ circuits. Rare Met. 38, 899\u2013904 (2019)","journal-title":"Rare Met."},{"key":"89_CR66","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/77.80745","volume":"1","author":"KK Likharev","year":"1991","unstructured":"Likharev, K.K., et al.: RSFQ logic\/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans. Appl. Supercond. 1, 3\u201328 (1991)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR67","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2915771","volume":"29","author":"T Lin","year":"2019","unstructured":"Lin, T., et al.: qGDR: a via-minimization-oriented routing tool for large-scale superconductive single-flux-quantum circuits. IEEE Trans. Appl. Supercond. 29, 1\u201312 (2019)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR68","doi-asserted-by":"crossref","unstructured":"Lin, T. R., Pedram, M.: Retiming for high-performance superconductive circuits with register energy minimization. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2020)","DOI":"10.1145\/3400302.3415659"},{"key":"89_CR69","doi-asserted-by":"crossref","unstructured":"Lin, Y. et al.: DREAMPlace: deep learning toolkit-enabled GPU acceleration for modern VLSI placement. In: 56th ACM\/IEEE Design Automation Conference (DAC) (2019)","DOI":"10.1145\/3316781.3317803"},{"key":"89_CR70","unstructured":"Magic VLSI Layout Tool.: http:\/\/opencircuitdesign.com\/magic\/index.html (2021)"},{"key":"89_CR71","unstructured":"Mauritsen L., et al.: Low vibration, low thermal fluctuation system for pulse tube and Gifford-McMahon cryocoolers. Cryocoolers 15, Boulder: ICC Press, 581\u2013585 (2009)"},{"key":"89_CR72","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042425","author":"L Michael","year":"2018","unstructured":"Michael, L., et al.: High-speed low-power neuromorphic systems based on magnetic Josephson junctions. J. Appl. Phys. (2018). https:\/\/doi.org\/10.1063\/1.5042425","journal-title":"J. Appl. Phys."},{"key":"89_CR73","doi-asserted-by":"publisher","first-page":"760","DOI":"10.1109\/TASC.2010.2096792","volume":"21","author":"OA Mukhanov","year":"2011","unstructured":"Mukhanov, O.A., et al.: Energy-efficient single ux quantum technology. IEEE Trans. Appl. Supercond. 21, 760\u2013769 (2011)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR75","doi-asserted-by":"crossref","unstructured":"Munir, M., et al.: qMC: a formal model checking verification framework for superconducting logic. In: Proceedings of the 2021 on Great Lakes Symposium on VLSI (GLSVLSI) (2021)","DOI":"10.1145\/3453688.3461522"},{"key":"89_CR76","first-page":"7","volume":"116","author":"Y Murai","year":"2016","unstructured":"Murai, Y., et al.: Development and demonstration of a post-placement routing approach for large-scale adiabatic quantum-flux-parametron circuits using channel routing. Proc. IEICE Tech. Rep. 116, 7\u201312 (2016)","journal-title":"Proc. IEICE Tech. Rep."},{"key":"89_CR77","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2017.2721965","volume":"27","author":"Y Murai","year":"2017","unstructured":"Murai, Y., et al.: Development and demonstration of routing and placement EDA tools for large-scale adiabatic quantum-flux-parametron circuits. IEEE Trans. Appl. Supercond. 27, 1\u20139 (2017)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR78","doi-asserted-by":"crossref","unstructured":"Nagaoka, I., et al.: A 48GHz 5.6mW gate-level-pipelined multiplier using single-flux quantum logic. In: 2019 IEEE International Solid-State Circuits Conference (ISSCC) (2019)","DOI":"10.1109\/ISSCC.2019.8662351"},{"key":"89_CR79","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3071996","volume":"31","author":"I Nagaoka","year":"2021","unstructured":"Nagaoka, I., et al.: Demonstration of a 52-GHz bit-parallel multiplier using low-voltage rapid single-flux-quantum logic. IEEE Trans. Appl. Supercond. 31, 1\u20135 (2021)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR80","doi-asserted-by":"crossref","unstructured":"Narama, T. et al.: Demonstration of 10k gate-scale adiabatic-quantum-fluxparametron circuits. In 15th International Superconductive Electronics Conference (ISEC) (2015)","DOI":"10.1109\/ISEC.2015.7383438"},{"key":"89_CR81","doi-asserted-by":"crossref","unstructured":"Naoki, T. et al.: Measurement of 10 zJ energy dissipation of adiabatic quantum-flux parametron logic using a superconducting resonator. Appl. Phys. Lett. 102 (2013)","DOI":"10.1063\/1.4790276"},{"key":"89_CR82","doi-asserted-by":"publisher","first-page":"571","DOI":"10.1109\/TASC.2010.2086415","volume":"21","author":"OT Oberg","year":"2011","unstructured":"Oberg, O.T., et al.: Integrated power divider for superconducting digital circuits. IEEE Trans. Appl. Supercond. 21, 571\u2013574 (2011)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR83","doi-asserted-by":"crossref","unstructured":"Onomi, T., et al.: An improved superconducting neural circuit and its application for a neural network solving a combinatorial optimization problem. J. Phys. Conf. 507, 042029 (2014)","DOI":"10.1088\/1742-6596\/507\/4\/042029"},{"key":"89_CR84","unstructured":"Pasandi, G.: Designing efficient algorithms and developing suitable software tools to support logic synthesis of superconducting single flux quantum circuits. Dissertation of University of Southern California, Los Angeles (2020a)"},{"key":"89_CR85","doi-asserted-by":"crossref","unstructured":"Pasandi, G., Pedram, M.: A graph partitioning algorithm with application in synthesizing single flux quantum logic circuits. CoRR (2018)","DOI":"10.1145\/3299874.3317967"},{"key":"89_CR86","doi-asserted-by":"crossref","unstructured":"Pasandi, G., et al.: Depth-bounded graph partitioning algorithm and dual clocking method for realization of superconducting SFQ Circuits. J. Emerg. Technol. Comput. Syst. 17 (2020b)","DOI":"10.1145\/3412389"},{"key":"89_CR87","doi-asserted-by":"crossref","unstructured":"Pasandi, G. et al.: SFQmap: a technology mapping tool for single flux quantum logic circuits. International Symposium on Circuits and Systems (ISCAS) (2018)","DOI":"10.1109\/ISCAS.2018.8351603"},{"key":"89_CR88","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2018.2880343","volume":"29","author":"G Pasandi","year":"2019","unstructured":"Pasandi, G., et al.: PBMap: a path balancing technology mapping algorithm for single flux quantum logic circuits. IEEE Trans. Appl. Supercond. 29, 1\u201314 (2019)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR89","doi-asserted-by":"crossref","unstructured":"Pasandi, G. et al.: Balanced Factorization and Rewriting Algorithms for Synthesizing Single Flux Quantum Logic Circuits. Proceedings of the 2019 on Great Lakes Symposium on VLSI (2019)","DOI":"10.1145\/3299874.3317967"},{"key":"89_CR90","doi-asserted-by":"crossref","unstructured":"Pasandi, G. et al.: qSeq: full algorithmic and tool support for synthesizing sequential circuits in superconducting SFQ technology. 2021 58th ACM\/IEEE Design Automation Conference (DAC) (2021)","DOI":"10.1109\/DAC18074.2021.9586102"},{"key":"89_CR91","doi-asserted-by":"publisher","first-page":"2598","DOI":"10.1109\/77.233525","volume":"3","author":"SV Polonsky","year":"1993","unstructured":"Polonsky, S.V., et al.: Transmission of single-flux-quantum pulses along superconductingmicrostrip lines. IEEE Trans. Appl. Supercond. 3, 2598\u20132600 (1993)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR92","doi-asserted-by":"publisher","first-page":"2685","DOI":"10.1109\/77.621792","volume":"7","author":"S Polonsky","year":"1997","unstructured":"Polonsky, S., Shevchenko, P., Kirichenko, A., Zinoviev, D., Rylyakov, A.: PSCAN\u201996: new software for simulation and optimization of complex RSFQ circuits. IEEE Trans. Appl. Supercond. 7, 2685\u20132689 (1997)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR93","unstructured":"Qrouter.: http:\/\/opencircuitdesign.com\/qrouter\/index.html (2021)"},{"key":"89_CR94","unstructured":"Radebaugh, R.: Review of refrigeration methods. Handbook of Superconducting Materials, 2nd edition, D.A. Carwell and D. Larbalestier editors, Taylor and Francis Books (2020)"},{"key":"89_CR95","doi-asserted-by":"crossref","unstructured":"Russek, S., et al.: Stochastic Single Flux Quantum Neuromorphic Computing using Magnetically Tunable Josephson Junctions. IEEE International Conference on Rebooting Computing (ICRC) (2016)","DOI":"10.1109\/ICRC.2016.7738712"},{"key":"89_CR96","first-page":"1","volume":"31","author":"R Saito","year":"2021","unstructured":"Saito, R., et al.: Logic synthesis of sequential logic circuits for adiabatic quantum-flux-parametron logic. IEEE Trans. Appl. Supercond. 31, 1\u20135 (2021)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR97","doi-asserted-by":"crossref","unstructured":"Sander, G.: Layout of Directed Hypergraphs with Orthogonal Hyperedges. Graph Drawing, pp. 381\u2013386. Berlin, Heidelberg (2004)","DOI":"10.1007\/978-3-540-24595-7_35"},{"key":"89_CR98","unstructured":"Schindler, L.: The development and characterisation of a parameterised RSFQ cell library for layout synthesis, Doctoral dissertation, Stellenbosch University (2021)"},{"key":"89_CR99","doi-asserted-by":"publisher","unstructured":"Schneider, M., et al.: Ultralow power artificial synapses using nanotextured magnetic Josephson junctions. Science Adv. 4, e1701329, (2018a). https:\/\/doi.org\/10.1126\/sciadv.1701329","DOI":"10.1126\/sciadv.1701329"},{"key":"89_CR100","doi-asserted-by":"crossref","unstructured":"Schneider, M., et al.: Tutorial: High-speed low-power neuromorphic systems based on magnetic Josephson junctions. J. Appl. Phys. 124, 161102 (2018b)","DOI":"10.1063\/1.5042425"},{"key":"89_CR101","doi-asserted-by":"crossref","unstructured":"Segall, K., et al.: Synchronization dynamics on the picosecond time scale in coupled Josephson junction neurons. Phys. Rev. E 95, 032220 (2017)","DOI":"10.1103\/PhysRevE.95.032220"},{"key":"89_CR102","doi-asserted-by":"crossref","unstructured":"Semenov, V. K., et al.: How moats protect superconductor films from flux trapping. IEEE Trans. Appl. Supercond. 26 (2016)","DOI":"10.1109\/TASC.2016.2547218"},{"key":"89_CR103","doi-asserted-by":"crossref","unstructured":"Semenov, V., et al.: Current recycling: New results. IEEE Trans. Appl. Supercond. 29 (2019)","DOI":"10.1109\/TASC.2019.2904961"},{"key":"89_CR104","doi-asserted-by":"crossref","unstructured":"Shahsavani, S., et al.: Accurate margin calculation for single flux quantum logic cells. Design, Automation & Test in Europe Conference & Exhibition (DATE) (2018a)","DOI":"10.23919\/DATE.2018.8342061"},{"key":"89_CR105","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2017.2675889","volume":"27","author":"S Shahsavani","year":"2017","unstructured":"Shahsavani, S., et al.: An integrated row-based cell placement and interconnect synthesis tool for large SFQ logic circuits. IEEE Trans. Appl. Supercond. 27, 1\u20138 (2017)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR106","doi-asserted-by":"crossref","unstructured":"Shahsavani, S., et al.: A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement. Design, Automation & Test in Europe Conference & Exhibition (DATE) (2018b)","DOI":"10.23919\/DATE.2018.8342242"},{"key":"89_CR107","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2943930","volume":"29","author":"SN Shahsavani","year":"2019","unstructured":"Shahsavani, S.N., et al.: A minimum-skew clock tree synthesis algorithm for single flux quantum logic circuits. IEEE Trans. Appl. Supercond. 29, 1\u201313 (2019)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR108","doi-asserted-by":"crossref","unstructured":"Shahsavani, S. N., et al.: A timing uncertainty-aware clock tree topology generation algorithm for single flux quantum circuits. Design, Automation & Test in Europe Conference & Exhibition (DATE) (2020)","DOI":"10.23919\/DATE48585.2020.9116331"},{"key":"89_CR109","unstructured":"Supercomputer.: https:\/\/www.top500.org\/lists\/top500\/2021\/06\/ (2021)"},{"key":"89_CR110","unstructured":"Tadros, R.N.: Clocking Solutions for SFQ Circuits. Dissertations of University of Southern California (2019)"},{"key":"89_CR111","doi-asserted-by":"publisher","first-page":"617","DOI":"10.1109\/TASC.2009.2019130","volume":"19","author":"K Takagi","year":"2009","unstructured":"Takagi, K., et al.: SFQ propagation properties in passive transmission lines based on a 10-nb-layer structure. IEEE Trans. Appl. Supercond. 19, 617\u2013620 (2009)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR112","doi-asserted-by":"crossref","unstructured":"Takeuchi, N., et al.: An adiabatic quantum flux parametron as an ultra-low-power logic device. Superconductor Science and Technology 26, 035010 (2013)","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"key":"89_CR113","doi-asserted-by":"publisher","DOI":"10.1063\/1.5080753","volume":"114","author":"N Takeuchi","year":"2019","unstructured":"Takeuchi, N., et al.: An adiabatic superconductor 8-bit adder with 24kbt energy dissipation per junction. Appl. Phys. Lett. 114, 042602 (2019). https:\/\/doi.org\/10.1063\/1.5080753","journal-title":"Appl. Phys. Lett."},{"key":"89_CR114","doi-asserted-by":"crossref","unstructured":"Takeuchi, N., Yamanashi, Y., Yoshikawa, N.: Adiabatic quantum-flux-parametron cell library adopting minimalist design. J Appl Phys 117, 173912 (2015)","DOI":"10.1063\/1.4919838"},{"key":"89_CR115","doi-asserted-by":"crossref","unstructured":"Takeuchi, N., et al.: Adiabatic quantum-flux-parametron cell library designed using a 10 kA cm\u22122 niobium fabrication process. Supercond Sci Technol. 30(3), 035002 (2017)","DOI":"10.1088\/1361-6668\/aa52f3"},{"issue":"11","key":"89_CR116","doi-asserted-by":"publisher","first-page":"15824","DOI":"10.1364\/OE.392507","volume":"28","author":"N Takeuchi","year":"2020","unstructured":"Takeuchi, N., et al.: Scalable readout interface for superconducting nanowire single-photon detectors using AQFP and RSFQ logic families. Opt. Express 28(11), 15824\u201315834 (2020)","journal-title":"Opt. Express"},{"key":"89_CR117","doi-asserted-by":"publisher","first-page":"1701104","DOI":"10.1109\/TASC.2013.2240555","volume":"23","author":"M Tanaka","year":"2013","unstructured":"Tanaka, M., et al.: Low-energy consumption RSFQ circuits driven by low voltages. IEEE Trans. Appl. Supercond. 23, 1701104\u20131701104 (2013). https:\/\/doi.org\/10.1109\/TASC.2013.2240555","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR118","doi-asserted-by":"crossref","unstructured":"Tanaka, M., et al.: Automated passive-transmission-line routing tool for single-flux-quantum circuits based on A* Algorithm. IEICE Transactions. 93-C, 435\u2013439 (2010)","DOI":"10.1587\/transele.E93.C.435"},{"issue":"5","key":"89_CR119","first-page":"1","volume":"29","author":"T Tanaka","year":"2019","unstructured":"Tanaka, T., et al.: Fabrication of adiabatic quantum-flux-parametron integrated circuits using an automatic placement tool based on genetic algorithms. IEEE Trans. Appl. Supercond. 29(5), 1\u20136 (2019)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR120","first-page":"1","volume":"28","author":"G Tang","year":"2018","unstructured":"Tang, G., et al.: Logic design of a 16-bit bit-slice arithmetic logic unit for 32-\/64-bit RSFQ microprocessors. IEEE Trans. Appl. Supercond. 28, 1\u20135 (2018)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR121","first-page":"1","volume":"26","author":"G Tang","year":"2016","unstructured":"Tang, G., et al.: 4-bit bit-slice arithmetic logic unit for 32-bit rsfq microprocessors. IEEE Trans. Appl. Supercond. 26, 1\u20136 (2016)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR122","unstructured":"Terai, H., et al.: Design and testing of SFQ signal processor for 64-pixel SSPD array. The Applied Superconductivity Conference (ASC) (2014)"},{"key":"89_CR123","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.physc.2005.10.017","volume":"439","author":"HJM ter Brake","year":"2006","unstructured":"ter Brake, H.J.M., et al.: SCENET roadmap for superconductor digital electronics. Physica C 439, 1\u201341 (2006)","journal-title":"Physica C"},{"key":"89_CR124","doi-asserted-by":"crossref","unstructured":"Testa, E., et al.: Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits. 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) (2021)","DOI":"10.1145\/3394885.3431606"},{"key":"89_CR126","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1063\/1.4948618","volume":"42","author":"SK Tolpygo","year":"2016","unstructured":"Tolpygo, S.K.: Superconductor digital electronics: Scalability and energy efficiency issues. Low Temp. Phys. 42, 361\u2013379 (2016b)","journal-title":"Low Temp. Phys."},{"key":"89_CR127","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2017.2656128","volume":"27","author":"N Tsuji","year":"2017","unstructured":"Tsuji, N., et al.: Design and implementation of a 16-word by 1-bit register file using adiabatic quantum flux parametron logic. IEEE Trans. Appl. Supercond. 27, 1\u20134 (2017)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR128","doi-asserted-by":"crossref","unstructured":"Tzimpragos, G., et al.: Superconducting Computing with Alternating Logic Elements. ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) (2021)","DOI":"10.1109\/ISCA52012.2021.00057"},{"key":"89_CR129","unstructured":"Van, D., et al.: Principles of superconductive devices and circuits. Edward Arnold, United Kingdom (1981)"},{"key":"89_CR130","doi-asserted-by":"crossref","unstructured":"Tzimpragos, G., et al., Temporal computing with superconductors. IEEE Micro. (2021)","DOI":"10.1109\/MM.2021.3066377"},{"key":"89_CR131","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378517","author":"G Tzimpragos","year":"2020","unstructured":"Tzimpragos, G., et al.: A computational temporal logic for superconducting accelerators. Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (2020). https:\/\/doi.org\/10.1145\/3373376.3378517","journal-title":"Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"89_CR132","doi-asserted-by":"publisher","first-page":"4341","DOI":"10.1109\/77.783986","volume":"9","author":"I Vernik","year":"1999","unstructured":"Vernik, I., et al.: Experimental investigation of local timing parameter variations in RSFQ circuits. IEEE Trans. Appl. Supercond. 9, 4341\u20134344 (1999)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR133","unstructured":"Weste, N., et al.: CMOS VLSI Design: A Circuits and Systems Perspective. Addison Wesley Publishing Company Incorporated. (2011)"},{"key":"89_CR134","doi-asserted-by":"publisher","first-page":"2902","DOI":"10.1109\/20.133816","volume":"27","author":"SR Whiteley","year":"1991","unstructured":"Whiteley, S.R.: Josephson junctions in SPICE3. IEEE Trans. Magn. 27, 2902\u20132905 (1991)","journal-title":"IEEE Trans. Magn."},{"key":"89_CR135","unstructured":"Whiteley, S. R.: Xictools. https:\/\/github.com\/wrcad\/xictools (2019)"},{"key":"89_CR136","doi-asserted-by":"crossref","unstructured":"Wong, A. D., et al.: VeriSFQ-A semi-formal verification framework and benchmark for single flux quantum technology. In: International Symposium on Quality Electronic Design (ISQED) (2019)","DOI":"10.1109\/ISQED.2019.8697701"},{"key":"89_CR137","doi-asserted-by":"crossref","unstructured":"Xie, Z., et al.: RouteNet: routability prediction for mixed-size designs using convolutional neural network. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2018)","DOI":"10.1145\/3240765.3240843"},{"key":"89_CR138","first-page":"1","volume":"27","author":"Q Xu","year":"2017","unstructured":"Xu, Q., et al.: Synthesis flow for cell-based adiabatic quantum-flux-parametron structural circuit generation with HDL back-end verification. IEEE Trans. Appl. Supercond. 27, 1\u20135 (2017)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR139","doi-asserted-by":"publisher","first-page":"752","DOI":"10.1143\/JJAP.45.752","volume":"45","author":"T Yamada","year":"2006","unstructured":"Yamada, T., et al.: Flexible superconducting passive interconnects with 50-Gb\/s signal transmissions in single-flux-quantum circuits. Jpn J. Appl. Phys. 45, 752\u2013757 (2006)","journal-title":"Jpn J. Appl. Phys."},{"key":"89_CR140","doi-asserted-by":"publisher","first-page":"474","DOI":"10.1109\/TASC.2007.898606","volume":"17","author":"Y Yamanashi","year":"2007","unstructured":"Yamanashi, Y., et al.: Design and implementation of a pipelined bit-serial SFQ microprocessor, CORE 1\u03b2. IEEE Trans. Appl. Supercond. 17, 474\u2013477 (2007a)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR141","doi-asserted-by":"publisher","first-page":"150","DOI":"10.1109\/TASC.2007.898608","volume":"17","author":"Y Yamanashi","year":"2007","unstructured":"Yamanashi, Y., et al.: Study of LR-loading technique for low-power single flux quantum circuits. IEEE Trans. Appl. Supercond. 17, 150\u2013153 (2007b). https:\/\/doi.org\/10.1109\/TASC.2007.898608","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR142","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2012.2228531","author":"Y Yamanashi","year":"2013","unstructured":"Yamanashi, Y., et al.: Pseudo sigmoid function generator for a superconductive neural network. IEEE Trans. Appl. Supercond. (2013). https:\/\/doi.org\/10.1109\/TASC.2012.2228531","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR143","doi-asserted-by":"crossref","unstructured":"Yamashita, S., Tanaka, K., Takada, H., et al.: A transduction-based framework to synthesize RSFQ circuits. Asia and South Pacific Conference on Design Automation (2006)","DOI":"10.1145\/1118299.1118368"},{"key":"89_CR144","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3072002","volume":"31","author":"Y Yamazaki","year":"2021","unstructured":"Yamazaki, Y., et al.: A compact interface between adiabatic quantum-flux-parametron and rapid single-flux-quantum circuits. IEEE Trans. Appl. Supercond. 31, 1\u20135 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3072002","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR145","doi-asserted-by":"crossref","unstructured":"Yan, J.: Length-matching-constrained region routing in rapid single-flux-quantum circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, (2020)","DOI":"10.1109\/TCAD.2020.3013576"},{"key":"89_CR146","doi-asserted-by":"crossref","unstructured":"Yan, J.: Via-minimization-oriented region routing under length-matching constraints in rapid single-flux-quantum circuits. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 29, 1257\u20131270 (2021)","DOI":"10.1109\/TVLSI.2021.3059786"},{"key":"89_CR147","doi-asserted-by":"publisher","first-page":"1098","DOI":"10.1109\/77.919539","volume":"11","author":"N Yoshikawa","year":"2001","unstructured":"Yoshikawa, N., Koshiyama, J.: Top-down RSFQ logic design based on a binary decision diagram. IEEE Trans. Appl. Supercond. 11, 1098\u20131101 (2001)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"89_CR148","doi-asserted-by":"publisher","first-page":"918","DOI":"10.1088\/0953-2048\/12\/11\/367","volume":"12","author":"N Yoshikawa","year":"1999","unstructured":"Yoshikawa, N., et al.: Reduction of power consumption of RSFQ circuits by inductance-load biasing. Supercond. Sci. Technol. 12, 918\u2013920 (1999)","journal-title":"Supercond. Sci. Technol."},{"key":"89_CR149","doi-asserted-by":"publisher","first-page":"6900","DOI":"10.1109\/ACCESS.2017.2778504","volume":"6","author":"W Yu","year":"2018","unstructured":"Yu, W., et al.: A survey on the edge computing for the internet of thing. IEEE Access. 6, 6900\u20136919 (2018)","journal-title":"IEEE Access."},{"key":"89_CR150","unstructured":"Zhang, G., et al.: Circuit-GNN: Graph Neural Networks for Distributed Circuit Design. Proceedings of the 36th International Conference on Machine Learning (2019)"},{"key":"89_CR151","doi-asserted-by":"crossref","unstructured":"Zhu, K., et al.: Exploring Logic Optimizations with Reinforcement Learning and Graph Convolutional Network. Proceedings of the 2020 ACM\/IEEE Workshop on Machine Learning for CAD (2020)","DOI":"10.1145\/3380446.3430622"},{"key":"89_CR152","doi-asserted-by":"crossref","unstructured":"Zhu, J., et al.: A comprehensive review on emerging artificial neuromorphic devices. Appl. Phys. Rev. 7, 011312 (2020)","DOI":"10.1063\/1.5118217"}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00089-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-022-00089-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00089-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T11:25:43Z","timestamp":1726831543000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-022-00089-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":151,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,3]]}},"alternative-id":["89"],"URL":"https:\/\/doi.org\/10.1007\/s42514-022-00089-w","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"value":"2524-4922","type":"print"},{"value":"2524-4930","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]},"assertion":[{"value":"18 August 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 January 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 March 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}