{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:20:10Z","timestamp":1781972410878,"version":"3.54.5"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2022,5,20]],"date-time":"2022-05-20T00:00:00Z","timestamp":1653004800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,5,20]],"date-time":"2022-05-20T00:00:00Z","timestamp":1653004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"crossref","award":["62072177"],"award-info":[{"award-number":["62072177"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"crossref","award":["61972154"],"award-info":[{"award-number":["61972154"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Shanghai Science and Technology Project","award":["20ZR1417200"],"award-info":[{"award-number":["20ZR1417200"]}]},{"name":"Open Project Program of Wuhan National Laboratory for Optoelectronics","award":["NO. 2019WNLOKF008"],"award-info":[{"award-number":["NO. 2019WNLOKF008"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1007\/s42514-022-00102-2","type":"journal-article","created":{"date-parts":[[2022,5,20]],"date-time":"2022-05-20T08:04:05Z","timestamp":1653033845000},"page":"265-280","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Read latency variation aware performance optimization on high-density NAND flash based storage systems"],"prefix":"10.1007","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9977-529X","authenticated-orcid":false,"given":"Liang","family":"Shi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3971-3123","authenticated-orcid":false,"given":"Yina","family":"Lv","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Longfei","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Changlong","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,5,20]]},"reference":[{"issue":"9","key":"102_CR1","doi-asserted-by":"publisher","first-page":"2998","DOI":"10.1109\/TVLSI.2016.2542215","volume":"24","author":"D-W Chang","year":"2016","unstructured":"Chang, D.-W., Lin, W.-C., Chen, H.-H.: Fastread: improving read performance for multilevel-cell flash memory. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (TVLSI) 24(9), 2998\u20133002 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (TVLSI)"},{"key":"102_CR2","doi-asserted-by":"crossref","unstructured":"Choi, W., Jung, M., Kandemir, M.: Invalid data-aware coding to enhance the read performance of high-density flash memories. In: 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 482\u2013493 (2018)","DOI":"10.1109\/MICRO.2018.00046"},{"key":"102_CR3","unstructured":"Component-Level Characterization of 3D TLC, QLC, and Low-Latency NAND. https:\/\/www.flashmemorysummit.com\/Proceedings2019\/08-07-Wednesday\/20190807_FTEC-202-1_Breen.pdf"},{"key":"102_CR4","doi-asserted-by":"crossref","unstructured":"Cui, J., Wu, W., Nie, S., et al.: VIOS: a variation-aware I\/O scheduler for flash-based storage systems. In: IFIP International Conference on Network and Parallel Computing, pp. 3\u201316 (2016)","DOI":"10.1007\/978-3-319-47099-3_1"},{"key":"102_CR5","doi-asserted-by":"crossref","unstructured":"Cui, J., Wu, W., Zhang, X., et al.: Exploiting latency variation for access conflict reduction of NAND flash memory. In: Proceedings of the 32nd Symposium on Mass Storage Systems and Technologies (MSST), pp. 1\u20137 (2016)","DOI":"10.1109\/MSST.2016.7897088"},{"issue":"8","key":"102_CR6","doi-asserted-by":"publisher","first-page":"1546","DOI":"10.1109\/TCAD.2017.2766156","volume":"37","author":"J Cui","year":"2017","unstructured":"Cui, J., Zhang, Y., Wu, W., et al.: DLV: exploiting device level latency variations for performance improvement on flash memory storage systems. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. (TCAD) 37(8), 1546\u20131559 (2017)","journal-title":"IEEE Trans. Comput. Aided Design Integr. Circuits Syst. (TCAD)"},{"issue":"1","key":"102_CR7","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/TC.2018.2858771","volume":"68","author":"Y Di","year":"2019","unstructured":"Di, Y., Shi, L., Gao, C., et al.: Minimizing retention induced refresh through exploiting process variation of flash memory. IEEE Trans. Comput. (TC) 68(1), 83\u201398 (2019)","journal-title":"IEEE Trans. Comput. (TC)"},{"key":"102_CR8","unstructured":"Du, Y., Zou, D., Li, Q., et al.: LALDPC: latency-aware LDPC for read performance improvement of solid state drives. In: IEEE 33rd Symposium on Mass Storage Systems and Technologies (MSST), pp. 1\u201311 (2017)"},{"key":"102_CR9","unstructured":"Grupp, L.M., Davis, J.D., Swanson, S.: The Harey tortoise: managing heterogeneous write performance in SSDs. In: Proceedings of USENIX Annual Technical Conference (USENIX ATC), pp. 79\u201390 (2013)"},{"key":"102_CR10","doi-asserted-by":"crossref","unstructured":"Gupta, A., Kim, Y., Urgaonkar, B.: DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 229\u2013240 (2009)","DOI":"10.1145\/1508284.1508271"},{"key":"102_CR11","unstructured":"Higuchi, T., Kodama, T., et al.: A 1Tb 3b\/cell 3D-flash memory in a 170+ word-line-layer technology. In: IEEE International Solid- State Circuits Conference-(ISSCC), vol. 64, pp. 428\u2013430 (2021)"},{"issue":"1","key":"102_CR12","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1145\/1138041.1138043","volume":"2","author":"J-W Hsieh","year":"2006","unstructured":"Hsieh, J.-W., Kuo, T.-W., Chang, L.-P.: Efficient identification of hot data for flash memory storage systems. ACM Trans. Storage (TOS) 2(1), 22\u201340 (2006)","journal-title":"ACM Trans. Storage (TOS)"},{"key":"102_CR13","doi-asserted-by":"crossref","unstructured":"Hu, Y., Jiang, H., Feng, D., et al.: Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity. In: Proceedings of the International Conference on Supercomputing (ICS), pp. 96\u2013107 (2011)","DOI":"10.1145\/1995896.1995912"},{"issue":"6","key":"102_CR14","doi-asserted-by":"publisher","first-page":"1141","DOI":"10.1109\/TC.2012.60","volume":"62","author":"Y Hu","year":"2013","unstructured":"Hu, Y., Jiang, H., et al.: Exploring and exploiting the multilevel parallelism inside SSDs for improved performance and endurance. IEEE Trans. Comput. (TC) 62(6), 1141\u20131155 (2013)","journal-title":"IEEE Trans. Comput. (TC)"},{"key":"102_CR15","unstructured":"Jae-Woo, P., Kim, D., et al.: A 176-stacked 512GB 3b\/cell 3D-NAND flash with 10.8 GB\/mm 2 density with a peripheral circuit under cell array architecture. In: IEEE International Solid-State Circuits Conference (ISSCC), vol. 64, pp. 422\u2013423 (2021)"},{"key":"102_CR16","unstructured":"Kang, D., Kim, M.-S., Jeon, S., et al.: 13.4 a 512GB 3-bit\/cell 3D 6th-generation V-NAND flash memory with 82MB\/s write throughput and 1.2GB\/s interface. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 216\u2013218 (2019)"},{"key":"102_CR17","doi-asserted-by":"crossref","unstructured":"Khakifirooz, A., Balasubrahmanyam, S., et al.: A 1Tb 4b\/cell 144-tier floating-gate 3D-NAND flash memory with 40MB\/s program throughput and 13.8GB\/$\\text{mm}^2$ bit density. In: IEEE International Solid-State Circuits Conference\u2014(ISSCC), vol. 64, pp. 424\u2013426 (2021)","DOI":"10.1109\/ISSCC42613.2021.9365777"},{"key":"102_CR18","doi-asserted-by":"crossref","unstructured":"Lee, S., Kim, C., Kim, M., et al.: A 1Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12MB\/s program throughput. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 340\u2013342 (2018)","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"102_CR19","doi-asserted-by":"crossref","unstructured":"Li, Q., Shi, L., Xue, C.J., et al.: Improving LDPC performance via asymmetric sensing level placement on flash memory. In: Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 560\u2013565 (2017)","DOI":"10.1109\/ASPDAC.2017.7858383"},{"issue":"1","key":"102_CR20","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/TR.2019.2893287","volume":"69","author":"Q Li","year":"2020","unstructured":"Li, Q., Shi, L., Di, Y., et al.: Process variation aware read performance improvement for LDPC-based NAND flash memory. IEEE Trans. Reliab. 69(1), 310\u2013321 (2020)","journal-title":"IEEE Trans. Reliab."},{"key":"102_CR21","doi-asserted-by":"crossref","unstructured":"Luo, Y., Cai, Y., Ghose, S., et al.: Warm: improving NAND flash memory lifetime with write-hotness aware retention management. In: IEEE 31st Symposium on Mass Storage Systems and Technologies (MSST), pp. 1\u201314 (2015)","DOI":"10.1109\/MSST.2015.7208284"},{"key":"102_CR22","unstructured":"Maejima, H., Kanda, K., Fujimura, S., et al.: A 512GB 3b\/cell 3D flash memory on a 96-word-line-layer technology. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 336\u2013338 (2018)"},{"key":"102_CR23","unstructured":"Meeting Application Needs with a New Generation of Advanced Storage Technology. https:\/\/flashmemorysummit.com\/English\/Conference\/ Keynotes_2019.html"},{"key":"102_CR24","doi-asserted-by":"crossref","unstructured":"Narayanan, D., Thereska, E., et al.: Migrating server storage to SSDs: analysis of tradeoffs. In: Proceedings of ACM European Conference on Computer Systems, pp. 145\u2013158 (2009)","DOI":"10.1145\/1519065.1519081"},{"key":"102_CR25","doi-asserted-by":"crossref","unstructured":"Park, D., Du, D.H.: Hot data identification for flash-based storage systems using multiple bloom filters. In: IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST), pp. 1\u201311 (2011)","DOI":"10.1109\/MSST.2011.5937216"},{"issue":"3","key":"102_CR26","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1109\/TCAD.2013.2288691","volume":"33","author":"L Shi","year":"2014","unstructured":"Shi, L., Qiu, K., et al.: Error model guided joint performance and endurance optimization for flash memory. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. (TCAD) 33(3), 343\u2013355 (2014)","journal-title":"IEEE Trans. Comput. Aided Design Integr. Circuits Syst. (TCAD)"},{"key":"102_CR27","unstructured":"Shibata, N., Kanda, K., Shimizu, T., et al.: 13.1 a 1.33Tb 4-bit\/cell 3D-flash memory on a 96-word-line-layer technology. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 210\u2013212 (2019)"},{"key":"102_CR28","doi-asserted-by":"crossref","unstructured":"Siau, C., Kim, K.-H., Lee, S., et al.: 13.5 a 512GB 3-bit\/cell 3D flash memory on 128-wordline-layer with 132MB\/s write performance featuring circuit-under-array technology. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 218\u2013220 (2019)","DOI":"10.1109\/ISSCC.2019.8662445"},{"issue":"8","key":"102_CR29","doi-asserted-by":"publisher","first-page":"2654","DOI":"10.1109\/TVLSI.2016.2535224","volume":"24","author":"H Sun","year":"2016","unstructured":"Sun, H., Zhao, W., Lv, M., et al.: Exploiting intracell bit-error characteristics to improve min-sum LDPC decoding for MLC NAND flash-based storage in mobile device. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(8), 2654\u20132664 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"102_CR30","unstructured":"The Top 10 Best Workloads for QLC. https:\/\/www.snia.org\/sites\/default\/files\/SDCEMEA\/2019\/"},{"key":"102_CR31","doi-asserted-by":"crossref","unstructured":"Tokutomi, T., Doi, M., Hachiya, S., et al.: 7.7 enterprise-grade 6x fast read and 5x highly reliable SSD with TLC NAND-flash memory for big-data storage. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 1\u20133 (2015)","DOI":"10.1109\/ISSCC.2015.7062965"},{"key":"102_CR32","doi-asserted-by":"crossref","unstructured":"Wu, F., Lu, Z., Zhou, Y., et al.: Ospada: one-shot programming aware data allocation policy to improve 3D NAND flash read performance. In: IEEE 36th International Conference on Computer Design (ICCD), pp. 51\u201358 (2018)","DOI":"10.1109\/ICCD.2018.00018"},{"key":"102_CR33","doi-asserted-by":"crossref","unstructured":"Wu, S., Zhang, W., Mao, B., Jiang, H.: HOTR: alleviating read\/write interference with hot read data replication for flash storage. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1367\u20131372 (2019)","DOI":"10.23919\/DATE.2019.8715100"},{"key":"102_CR34","doi-asserted-by":"crossref","unstructured":"Zhang, M., Wu, F., He, X., et al.: Real: a retention error aware LDPC decoding scheme to improve NAND flash read performance. In: 32nd Symposium on Mass Storage Systems and Technologies (MSST), pp. 1\u201313 (2016)","DOI":"10.1109\/MSST.2016.7897085"},{"key":"102_CR35","unstructured":"Zhao, K., Zhao, W., Sun, H., et al.: LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives. In: Proceedings of the 11th USENIX Conference on File and Storage Technologies (FAST), pp. 243\u2013256 (2013)"},{"key":"102_CR36","doi-asserted-by":"crossref","unstructured":"Zhao, K., , Venkataraman, K.S., et al.: Over-clocked SSD: safely running beyond flash memory chip I\/O clock specs. In: Proceedings of High Performance Computer Architecture (HPCA), pp. 536\u2013545 (2014)","DOI":"10.1109\/HPCA.2014.6835962"},{"issue":"3","key":"102_CR37","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TETC.2017.2688079","volume":"7","author":"L Zuolo","year":"2019","unstructured":"Zuolo, L., Zambelli, C., Marelli, A., et al.: LDPC soft decoding with improved performance in 1x\u20132x MLC and TLC NAND flash-based solid state drives. IEEE Trans. Emerg. Top. Comput. 7(3), 507\u2013515 (2019)","journal-title":"IEEE Trans. Emerg. Top. Comput."}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00102-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-022-00102-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00102-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T16:36:16Z","timestamp":1727282176000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-022-00102-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,20]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022,9]]}},"alternative-id":["102"],"URL":"https:\/\/doi.org\/10.1007\/s42514-022-00102-2","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"value":"2524-4922","type":"print"},{"value":"2524-4930","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,20]]},"assertion":[{"value":"2 November 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 April 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}