{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:42:18Z","timestamp":1740181338898,"version":"3.37.3"},"reference-count":52,"publisher":"Springer Science and Business Media LLC","license":[{"start":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T00:00:00Z","timestamp":1656028800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T00:00:00Z","timestamp":1656028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"name":"Beijing Nova Program from Beijing Municipal Science and Technology Commission","award":["No. Z201100006820042"],"award-info":[{"award-number":["No. Z201100006820042"]}]},{"name":"Beijing Nova Program from Beijing Municipal Science and Technology Commission","award":["No. Z211100002121014"],"award-info":[{"award-number":["No. Z211100002121014"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["Grants No. 61871008"],"award-info":[{"award-number":["Grants No. 61871008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"DOI":"10.1007\/s42514-022-00108-w","type":"journal-article","created":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T07:04:01Z","timestamp":1656054241000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["SpinCIM: spin orbit torque memory for ternary neural networks based on the computing-in-memory architecture"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9808-1344","authenticated-orcid":false,"given":"Lichuan","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dijun","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinyu","family":"Bai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,6,24]]},"reference":[{"issue":"8","key":"108_CR1","doi-asserted-by":"publisher","first-page":"3064","DOI":"10.1109\/TCSI.2019.2907488","volume":"66","author":"A Agrawal","year":"2019","unstructured":"Agrawal, A., Jaiswal, A., Roy, D., et al.: Xcel-ram: accelerating binary neural networks in high-throughput sram compute arrays. IEEE Trans. Circuits Syst. I Regul. Pap. 66(8), 3064\u20133076 (2019). https:\/\/doi.org\/10.1109\/TCSI.2019.2907488","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"10","key":"108_CR2","doi-asserted-by":"publisher","first-page":"2434","DOI":"10.1109\/TCAD.2019.2931188","volume":"39","author":"R Ben-Hur","year":"2020","unstructured":"Ben-Hur, R., Ronen, R., Haj-Ali, A., et al.: Simpler magic: Synthesis and mapping of in-memory logic executed in a single row to improve throughput. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(10), 2434\u20132447 (2020). https:\/\/doi.org\/10.1109\/TCAD.2019.2931188","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"108_CR3","doi-asserted-by":"publisher","unstructured":"Bocquet, M., Hirztlin, T., Klein, J., et al.: In-memory and error-immune differential rram implementation of binarized deep neural networks. In: 2018 IEEE International Electron Devices Meeting (IEDM). pp. 20.6.1\u201320.6.4 (2018). https:\/\/doi.org\/10.1109\/IEDM.2018.8614639.","DOI":"10.1109\/IEDM.2018.8614639"},{"issue":"3","key":"108_CR4","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1007\/s42514-020-00045-6","volume":"2","author":"H Cai","year":"2020","unstructured":"Cai, H., Jiang, H., Zhou, Y., et al.: Interplay bitwise operation in emerging mram for efficient in-memory computing. CCF Trans High Perform Comput 2(3), 282\u2013296 (2020). https:\/\/doi.org\/10.1007\/s42514-020-00045-6","journal-title":"CCF Trans High Perform Comput"},{"issue":"9","key":"108_CR5","doi-asserted-by":"publisher","first-page":"2046","DOI":"10.1109\/TVLSI.2019.2912941","volume":"27","author":"L Chang","year":"2019","unstructured":"Chang, L., Ma, X., Wang, Z., et al.: Dasm: data-streaming-based computing in nonvolatile memory architecture for embedded system. IEEE Trans Very Large Scale Integration (VLSI) Syst 27(9), 2046\u20132059 (2019a)","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Syst"},{"issue":"11","key":"108_CR6","doi-asserted-by":"publisher","first-page":"2668","DOI":"10.1109\/TVLSI.2019.2926984","volume":"27","author":"L Chang","year":"2019","unstructured":"Chang, L., Ma, X., Wang, Z., et al.: Pxnor-bnn: In\/with spin-orbit torque mram preset-xnor operation-based binary neural networks. IEEE Trans Very Large Scale Integration (VLSI) Syst 27(11), 2668\u20132679 (2019b)","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Syst"},{"key":"108_CR7","doi-asserted-by":"publisher","unstructured":"Chen, W. H., Li, K. X., Lin, W. Y., et al.: A 65nm 1mb nonvolatile computing-in-memory reram macro with sub-16ns multiply-and-accumulate for binary dnn ai edge processors. In: 2018 IEEE International Solid - State Circuits Conference - (ISSCC). pp. 494\u2013496 (2018). https:\/\/doi.org\/10.1109\/ISSCC.2018.8310400.","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"108_CR8","doi-asserted-by":"publisher","unstructured":"Chen, H. M., Ni, C. E., Chang, K. Y., et al.: On reconfiguring memory-centric ai edge devices for cim. In: 2021 18th International SoC Design Conference (ISOCC). pp. 262\u2013263 (2021). https:\/\/doi.org\/10.1109\/ISOCC53507.2021.9613893.","DOI":"10.1109\/ISOCC53507.2021.9613893"},{"key":"108_CR9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.02.007","author":"M Cofano","year":"2019","unstructured":"Cofano, M., Vacca, M., Santoro, G., et al.: Exploiting the logic-in-memory paradigm for speeding-up data-intensive algorithms. Integration. (2019). https:\/\/doi.org\/10.1016\/j.vlsi.2019.02.007","journal-title":"Integration."},{"issue":"7","key":"108_CR10","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong, X., Xu, C., Xie, Y., et al.: Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(7), 994\u20131007 (2012). https:\/\/doi.org\/10.1109\/TCAD.2012.2185930","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"10","key":"108_CR11","doi-asserted-by":"publisher","first-page":"4304","DOI":"10.1109\/TED.2018.2865352","volume":"65","author":"ML Gallo","year":"2018","unstructured":"Gallo, M.L., Sebastian, A., Cherubini, G., et al.: Compressed sensing with approximate message passing using in-memory computing. IEEE Trans. Electron Devices 65(10), 4304\u20134312 (2018). https:\/\/doi.org\/10.1109\/TED.2018.2865352","journal-title":"IEEE Trans. Electron Devices"},{"key":"108_CR12","doi-asserted-by":"publisher","unstructured":"Hamdioui, S., Nguyen, H. A. D., Taouil, M., et al.: Applications of computation-in-memory architectures based on memristive devices. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). pp. 486\u2013491 (2019). https:\/\/doi.org\/10.23919\/DATE.2019.8715020.","DOI":"10.23919\/DATE.2019.8715020"},{"key":"108_CR13","doi-asserted-by":"crossref","unstructured":"Huang, S., Jiang, H., Peng, X., et al.: Xor-cim: Compute-in-memory sram architecture with embedded xor encryption. In: 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). pp. 1\u20136 (2020).","DOI":"10.1145\/3400302.3415678"},{"issue":"6","key":"108_CR14","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1038\/s41928-018-0092-2","volume":"1","author":"D Ielmini","year":"2018","unstructured":"Ielmini, D., Wong, H.S.P.: In-memory computing with resistive switching devices. Nat. Electron. 1(6), 333\u2013343 (2018). https:\/\/doi.org\/10.1038\/s41928-018-0092-2","journal-title":"Nat. Electron."},{"key":"108_CR15","doi-asserted-by":"publisher","unstructured":"Jiang, Z., Yin, S., Seo, J.-s., et al.: Xnor-sram. In: Proceedings of the 2019 on Great Lakes Symposium on VLSI. pp. 417\u2013422 (2019). https:\/\/doi.org\/10.1145\/3299874.3319458.","DOI":"10.1145\/3299874.3319458"},{"issue":"3","key":"108_CR16","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1109\/TNANO.2017.2660530","volume":"16","author":"W Kang","year":"2017","unstructured":"Kang, W., Ran, Y., Zhang, Y., et al.: Modeling and exploration of the voltage-controlled magnetic anisotropy effect for the next-generation low-power and high-speed mram applications. IEEE Trans. Nanotechnol. 16(3), 387\u2013395 (2017). https:\/\/doi.org\/10.1109\/TNANO.2017.2660530","journal-title":"IEEE Trans. Nanotechnol."},{"key":"108_CR17","doi-asserted-by":"publisher","unstructured":"Kang, W., Zhang, H., Zhao, W.: Spintronic memories: From memory to computing-in-memory. In: 2019 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH). pp. 1\u20132 (2019). https:\/\/doi.org\/10.1109\/NANOARCH47378.2019.181298.","DOI":"10.1109\/NANOARCH47378.2019.181298"},{"key":"108_CR18","doi-asserted-by":"publisher","unstructured":"Kang, W., Deng, E., Wang, Z., et al.: Spintronic logic-in-memory paradigms and implementations. 63. pp. 215\u2013229 (2020). https:\/\/doi.org\/10.1007\/978-981-13-8379-3_9.","DOI":"10.1007\/978-981-13-8379-3_9"},{"issue":"5","key":"108_CR19","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MM.2011.89","volume":"31","author":"SW Keckler","year":"2011","unstructured":"Keckler, S.W., Dally, W.J., Khailany, B., et al.: Gpus and the future of parallel computing. IEEE Micro 31(5), 7\u201317 (2011). https:\/\/doi.org\/10.1109\/MM.2011.89","journal-title":"IEEE Micro"},{"key":"108_CR20","unstructured":"Krizhevsky, A., Hinton, G.: Learning multiple layers of features from tiny images. Computer Science Department, University of Toronto, Tech. Rep, 1(pp. (2009)."},{"issue":"11","key":"108_CR21","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/5.726791","volume":"86","author":"Y Lecun","year":"1998","unstructured":"Lecun, Y., Bottou, L., Bengio, Y., et al.: Gradient-based learning applied to document recognition. Proc. IEEE 86(11), 2278\u20132324 (1998). https:\/\/doi.org\/10.1109\/5.726791","journal-title":"Proc. IEEE"},{"issue":"1","key":"108_CR22","doi-asserted-by":"publisher","first-page":"13330","DOI":"10.1038\/srep13330","volume":"5","author":"H Li","year":"2015","unstructured":"Li, H., Gao, B., Chen, Z., et al.: A learnable parallel processing architecture towards unity of memory and computing. Sci. Rep. 5(1), 13330 (2015). https:\/\/doi.org\/10.1038\/srep13330","journal-title":"Sci. Rep."},{"issue":"4","key":"108_CR23","doi-asserted-by":"publisher","first-page":"1105","DOI":"10.1109\/JSSC.2020.3045369","volume":"56","author":"Z Li","year":"2021","unstructured":"Li, Z., Wang, Z., Xu, L., et al.: Rram-dnn: An rram and model-compression empowered all-weights-on-chip dnn accelerator. IEEE J. Solid-State Circuits 56(4), 1105\u20131115 (2021). https:\/\/doi.org\/10.1109\/JSSC.2020.3045369","journal-title":"IEEE J. Solid-State Circuits"},{"key":"108_CR24","doi-asserted-by":"publisher","unstructured":"Li, S., Xu, C., Zou, Q., et al.: Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In: 2016a 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC). pp. 1\u20136 (2016a). https:\/\/doi.org\/10.1145\/2897937.2898064.","DOI":"10.1145\/2897937.2898064"},{"key":"108_CR25","unstructured":"Li, F., Zhang, B., Liu, B.: Ternary weight networks. arXiv e-prints, (2016b). arXiv:1605.04711."},{"key":"108_CR26","doi-asserted-by":"publisher","first-page":"1072","DOI":"10.1016\/j.neucom.2017.09.046","volume":"275","author":"S Liang","year":"2018","unstructured":"Liang, S., Yin, S., Liu, L., et al.: Fp-bnn: Binarized neural network on fpga. Neurocomputing 275, 1072\u20131086 (2018). https:\/\/doi.org\/10.1016\/j.neucom.2017.09.046","journal-title":"Neurocomputing"},{"issue":"30","key":"108_CR27","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205","volume":"23","author":"E Linn","year":"2012","unstructured":"Linn, E., Rosezin, R., Tappertzhofen, S., et al.: Beyond von neumann\u2013logic operations in passive crossbar arrays alongside memory operations. Nanotechnology 23(30), 305205 (2012). https:\/\/doi.org\/10.1088\/0957-4484\/23\/30\/305205","journal-title":"Nanotechnology"},{"key":"108_CR28","doi-asserted-by":"publisher","unstructured":"Luo, L., Zhang, H., Bai, J., et al.: Spinlim: Spin orbit torque memory for ternary neural networks based on the logic-in-memory architecture. In: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). pp. 1865\u20131870 (2021). https:\/\/doi.org\/10.23919\/DATE51398.2021.9474022.","DOI":"10.23919\/DATE51398.2021.9474022"},{"key":"108_CR29","doi-asserted-by":"publisher","unstructured":"Oh, H., Kim, H., Kang, N., et al.: Single rram cell-based in-memory accelerator architecture for binary neural networks. In: 2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS). pp. 1\u20134 (2021). https:\/\/doi.org\/10.1109\/AICAS51828.2021.9458444.","DOI":"10.1109\/AICAS51828.2021.9458444"},{"issue":"3","key":"108_CR30","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1007\/s42514-020-00038-5","volume":"2","author":"Y Pan","year":"2020","unstructured":"Pan, Y., Jia, X., Cheng, Z., et al.: An stt-mram based reconfigurable computing-in-memory architecture for general purpose computing. CCF Trans. High Perform. Comput. 2(3), 272\u2013281 (2020). https:\/\/doi.org\/10.1007\/s42514-020-00038-5","journal-title":"CCF Trans. High Perform. Comput."},{"key":"108_CR31","doi-asserted-by":"publisher","unstructured":"Qin, H., Gong, R., Liu, X., et al.: Forward and backward information retention for accurate binary neural networks. In: 2020 IEEE\/CVF Conference on Computer Vision and Pattern Recognition (CVPR). pp. 2247\u20132256 (2020). https:\/\/doi.org\/10.1109\/CVPR42600.2020.00232.","DOI":"10.1109\/CVPR42600.2020.00232"},{"key":"108_CR32","doi-asserted-by":"publisher","unstructured":"Qiu, K., Chen, W., Xu, Y., et al.: A peripheral circuit reuse structure integrated with a retimed data flow for low power rram crossbar-based cnn. In: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). pp. 1057\u20131062 (2018). https:\/\/doi.org\/10.23919\/DATE.2018.8342168.","DOI":"10.23919\/DATE.2018.8342168"},{"issue":"4","key":"108_CR33","first-page":"1","volume":"16","author":"S Resch","year":"2018","unstructured":"Resch, S., Khatamifard, S.K., Chowdhury, Z.I., et al.: Pimball: Binary neural networks in spintronic memory. ACM Trans. Arch. Code Optimiz. 16(4), 1\u201326 (2018)","journal-title":"ACM Trans. Arch. Code Optimiz."},{"issue":"6","key":"108_CR34","doi-asserted-by":"publisher","first-page":"368","DOI":"10.3390\/mi10060368","volume":"10","author":"G Santoro","year":"2019","unstructured":"Santoro, G., Turvani, G., Graziano, M.: New logic-in-memory paradigms: an architectural and technological perspective. Micromachines 10(6), 368 (2019). https:\/\/doi.org\/10.3390\/mi10060368","journal-title":"Micromachines"},{"issue":"11","key":"108_CR35","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042413","volume":"124","author":"A Sebastian","year":"2018","unstructured":"Sebastian, A., Gallo, M., Burr, G., et al.: Tutorial: brain-inspired computing using phase-change memory devices. J. Appl. Phys. 124(11), 111101 (2018). https:\/\/doi.org\/10.1063\/1.5042413","journal-title":"J. Appl. Phys."},{"issue":"9","key":"108_CR36","doi-asserted-by":"publisher","first-page":"1538","DOI":"10.1109\/LED.2019.2931947","volume":"40","author":"W Shen","year":"2019","unstructured":"Shen, W., Huang, P., Fan, M., et al.: Stateful logic operations in one-transistor-one- resistor resistive random access memory array. IEEE Electron Device Lett. 40(9), 1538\u20131541 (2019). https:\/\/doi.org\/10.1109\/LED.2019.2931947","journal-title":"IEEE Electron Device Lett."},{"issue":"11","key":"108_CR37","doi-asserted-by":"publisher","first-page":"4172","DOI":"10.1109\/tcsi.2019.2928043","volume":"66","author":"X Si","year":"2019","unstructured":"Si, X., Chang, M.-F., Khwa, W.-S., et al.: A dual-split 6t sram-based computing-in-memory unit-macro with fully parallel product-sum operation for binarized dnn edge processors. IEEE Trans. Circuits Syst. I Regul. Pap. 66(11), 4172\u20134185 (2019). https:\/\/doi.org\/10.1109\/tcsi.2019.2928043","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"108_CR38","doi-asserted-by":"publisher","unstructured":"Simonyan, K., Zisserman, A.: Very deep convolutional networks for large-scale image recognition. Computer Science. https:\/\/doi.org\/10.48550\/arXiv.1409.1556 (2014).","DOI":"10.48550\/arXiv.1409.1556"},{"issue":"2","key":"108_CR39","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/LED.2016.2645946","volume":"38","author":"Z Wang","year":"2017","unstructured":"Wang, Z., Su, Y., Li, Y., et al.: Functionally complete boolean logic in 1t1r resistive random access memory. IEEE Electron Device Lett. 38(2), 179\u2013182 (2017). https:\/\/doi.org\/10.1109\/LED.2016.2645946","journal-title":"IEEE Electron Device Lett."},{"issue":"11","key":"108_CR40","doi-asserted-by":"publisher","first-page":"582","DOI":"10.1038\/s41928-018-0160-7","volume":"1","author":"M Wang","year":"2018","unstructured":"Wang, M., Cai, W., Zhu, D., et al.: Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin-orbit and spin-transfer torques. Nat. Electron. 1(11), 582\u2013588 (2018). https:\/\/doi.org\/10.1038\/s41928-018-0160-7","journal-title":"Nat. Electron."},{"key":"108_CR41","doi-asserted-by":"publisher","unstructured":"Wang, H., Kang, W., Zhang, L., et al.: High-density, low-power voltage-control spin orbit torque memory with synchronous two-step write and symmetric read techniques. In: 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). pp. 1217\u20131222 (2020). https:\/\/doi.org\/10.23919\/DATE48585.2020.9116576.","DOI":"10.23919\/DATE48585.2020.9116576"},{"key":"108_CR42","doi-asserted-by":"publisher","DOI":"10.1002\/admt.201900212","author":"L Xu","year":"2019","unstructured":"Xu, L., Yuan, R., Zhu, Z., et al.: Memristor-based efficient in-memory logic for cryptologic and arithmetic applications. Adv. Mater. Technol. (2019). https:\/\/doi.org\/10.1002\/admt.201900212","journal-title":"Adv. Mater. Technol."},{"issue":"4","key":"108_CR43","doi-asserted-by":"publisher","first-page":"1120","DOI":"10.1109\/jssc.2018.2881913","volume":"54","author":"S Yin","year":"2019","unstructured":"Yin, S., Ouyang, P., Yang, J., et al.: An energy-efficient reconfigurable processor for binary-and ternary-weight neural networks with flexible data bit width. IEEE J. Solid-State Circuits 54(4), 1120\u20131136 (2019). https:\/\/doi.org\/10.1109\/jssc.2018.2881913","journal-title":"IEEE J. Solid-State Circuits"},{"key":"108_CR44","doi-asserted-by":"publisher","unstructured":"Yuan, Z., Yue, J., Yang, H., et al.: Sticker: A 0.41\u201362.1 tops\/w 8bit neural network processor with multi-sparsity compatible convolution arrays and online tuning acceleration for fully connected layers. In: 2018 IEEE Symposium on VLSI Circuits. pp. 33\u201334 (2018). https:\/\/doi.org\/10.1109\/VLSIC.2018.8502404.","DOI":"10.1109\/VLSIC.2018.8502404"},{"key":"108_CR45","doi-asserted-by":"publisher","unstructured":"Yue, J., Feng, X., He, Y., et al.: 15.2 a 2.75-to-75.9tops\/w computing-in-memory nn processor supporting set-associate block-wise zero skipping and ping-pong cim with simultaneous computation and weight updating. In: 2021 IEEE International Solid- State Circuits Conference (ISSCC). pp. 238\u2013240 (2021). https:\/\/doi.org\/10.1109\/ISSCC42613.2021.9365958.","DOI":"10.1109\/ISSCC42613.2021.9365958"},{"issue":"10","key":"108_CR46","doi-asserted-by":"publisher","first-page":"4295","DOI":"10.1109\/TED.2017.2726544","volume":"64","author":"H Zhang","year":"2017","unstructured":"Zhang, H., Kang, W., Wang, L., et al.: Stateful reconfigurable logic via a single-voltage-gated spin hall-effect driven magnetic tunnel junction in a spintronic memory. IEEE Trans. Electron Devices 64(10), 4295\u20134301 (2017). https:\/\/doi.org\/10.1109\/TED.2017.2726544","journal-title":"IEEE Trans. Electron Devices"},{"key":"108_CR47","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TED.2019.2898391","volume":"4","author":"H Zhang","year":"2019","unstructured":"Zhang, H., Kang, W., Cao, K., et al.: Spintronic processing unit in spin transfer torque magnetic random access memory. IEEE Trans. Electron Devices 4, 1\u20136 (2019a). https:\/\/doi.org\/10.1109\/TED.2019.2898391","journal-title":"IEEE Trans. Electron Devices"},{"key":"108_CR48","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/tnano.2019.2914009","volume":"18","author":"H Zhang","year":"2019","unstructured":"Zhang, H., Kang, W., Wu, B., et al.: Spintronic processing unit within voltage-gated spin hall effect mrams. IEEE Trans. Nanotechnol. 18, 473\u2013483 (2019b). https:\/\/doi.org\/10.1109\/tnano.2019.2914009","journal-title":"IEEE Trans. Nanotechnol."},{"key":"108_CR49","doi-asserted-by":"publisher","unstructured":"Zhang, H., Liu, J., Kang, W., et al.: A 40nm 33.6tops\/w 8t-sram computing-in-memory macro with dac-less spike-pulse-truncation input and adc-less charge-reservoir-integrate-counter output. In: 2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA). pp. 123\u2013124 (2021). https:\/\/doi.org\/10.1109\/ICTA53157.2021.9661898.","DOI":"10.1109\/ICTA53157.2021.9661898"},{"issue":"10","key":"108_CR50","doi-asserted-by":"publisher","first-page":"3784","DOI":"10.1109\/TMAG.2009.2024325","volume":"45","author":"W Zhao","year":"2009","unstructured":"Zhao, W., Chappert, C., Javerliac, V., et al.: High speed, high stability and low power sensing amplifier for mtj\/cmos hybrid logic circuits. IEEE Trans. Magn. 45(10), 3784\u20133787 (2009). https:\/\/doi.org\/10.1109\/TMAG.2009.2024325","journal-title":"IEEE Trans. Magn."},{"key":"108_CR51","doi-asserted-by":"publisher","unstructured":"Zhao, R., Song, W., Zhang, W., et al.: Accelerating binarized convolutional neural networks with software-programmable fpgas. In: Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. pp. 15\u201324 (2017). https:\/\/doi.org\/10.1145\/3020078.3021741.","DOI":"10.1145\/3020078.3021741"},{"key":"108_CR52","doi-asserted-by":"publisher","unstructured":"Zhou, X., Zhu, X., Chen, B., et al.: An 8-bit rram based multiplier for hybrid memory computing. In: 2019 IEEE International Workshop on Future Computing (IWOFC). pp. 1\u20133 (2019). https:\/\/doi.org\/10.1109\/IWOFC48002.2019.9078444.","DOI":"10.1109\/IWOFC48002.2019.9078444"}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00108-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-022-00108-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00108-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T07:25:16Z","timestamp":1656055516000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-022-00108-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,24]]},"references-count":52,"alternative-id":["108"],"URL":"https:\/\/doi.org\/10.1007\/s42514-022-00108-w","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"type":"print","value":"2524-4922"},{"type":"electronic","value":"2524-4930"}],"subject":[],"published":{"date-parts":[[2022,6,24]]},"assertion":[{"value":"25 February 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 May 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 June 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}