{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:42:19Z","timestamp":1740181339487,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","license":[{"start":{"date-parts":[[2022,7,29]],"date-time":"2022-07-29T00:00:00Z","timestamp":1659052800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,7,29]],"date-time":"2022-07-29T00:00:00Z","timestamp":1659052800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"DOI":"10.1007\/s42514-022-00111-1","type":"journal-article","created":{"date-parts":[[2022,7,29]],"date-time":"2022-07-29T11:03:59Z","timestamp":1659092639000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["VCCIM: a voltage coupling based computing-in-memory architecture in 28\u00a0nm for edge AI applications"],"prefix":"10.1007","author":[{"given":"An","family":"Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4677-6114","authenticated-orcid":false,"given":"Xin","family":"Si","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,7,29]]},"reference":[{"key":"111_CR1","doi-asserted-by":"crossref","unstructured":"Bong, K., Choi, S., Kim, C., Kang, S., Kim, Y., Yoo, H.-J.: A 0.62 mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector [C]. IEEE Int. Sol. State Circ. Conf. (ISSCC) Dig. Tech. Papers, San Francisco, 344\u2013346 (2017)","DOI":"10.1109\/ISSCC.2017.7870354"},{"issue":"11","key":"111_CR2","doi-asserted-by":"publisher","first-page":"2668","DOI":"10.1109\/TVLSI.2019.2926984","volume":"27","author":"L Chang","year":"2019","unstructured":"Chang, L., Ma, X., Wang, Z., et al.: PXNOR-BNN: in\/with spin-orbit torque MRAM preset-XNOR operation-based binary neural networks[J]. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(11), 2668\u201379 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"111_CR3","doi-asserted-by":"crossref","unstructured":"Chen, Y.-H., Krishna, T., Emer, J., Sze, V.: Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks [C]. IEEE Int. Sol. State Circ. Conf. (ISSCC) Dig. Tech. Papers, San Francisco, 262\u2013263 (2016)","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"111_CR4","first-page":"262","volume":"2016","author":"Y-H Chen","year":"2016","unstructured":"Chen, Y.-H., Krishna, T., Emer, J., Sze, V.: 14.5 eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE Int. Sol. State Circ. Conf. (ISSCC) 2016, 262\u2013264 (2016)","journal-title":"IEEE Int. Sol. State Circ. Conf. (ISSCC)"},{"issue":"3","key":"111_CR5","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1145\/3007787.3001140","volume":"44","author":"P Chi","year":"2016","unstructured":"Chi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., Wang, Y., Xie, Y.: Prime: a novel processing-in-memory architecture for neural network computation in reram-based main memory. ACM SIGARCH Comput. Arch. News 44(3), 27\u201339 (2016)","journal-title":"ACM SIGARCH Comput. Arch. News"},{"key":"111_CR6","doi-asserted-by":"crossref","unstructured":"Chih, Y.-D., Lee, P.-H., Chang, M.-F., et al.: An 89TOPS\/W and 16.3TOPS\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22 nm for machine-learning edge applications[C]. IEEE Int. Sol. State Circ. Conf. (ISSCC) Dig. Tech. Papers, San Francisco, 252\u2013254 (2021)","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"111_CR7","doi-asserted-by":"crossref","unstructured":"Guo, R., et al.: 15.4 A 5.99-to-691.1TOPS\/W tensor-train in-memory-computing processor using bit-level-sparsity-based optimization and variable-precision quantization. In: 2021 IEEE International Solid- State Circuits Conference (ISSCC), pp. 242\u2013244 (2021)","DOI":"10.1109\/ISSCC42613.2021.9365989"},{"issue":"12","key":"111_CR8","first-page":"3347","volume":"67","author":"A Jaiswal","year":"2020","unstructured":"Jaiswal, A., Andrawis, R., Agrawal, A., et al.: Functional read enabling in-memory computations in 1Transistor\u20131Resistor memory arrays[J]. IEEE Trans. Circ. Syst. II: Express Briefs 67(12), 3347\u201351 (2020)","journal-title":"IEEE Trans. Circ. Syst. II: Express Briefs"},{"key":"111_CR9","doi-asserted-by":"crossref","unstructured":"Jiang, Z., Yin, S., Seok, M.: C3SRAM: an in-memory-computing SRAM acro based on robust capacitive coupling computing mechanism[J]. IEEE J. Sol. State Circ. 55(7) (2020)","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"111_CR10","first-page":"496","volume":"2018","author":"W.-S Khwa","year":"2018","unstructured":"Khwa, W..-S., Chen, J..-J., Li, J..-F.., Si, X., Yang, E..-Y., Sun, X., Liu, R., Chen, P..-Y., Li, Q., Yu, S.: A 65 nm 4 Kb algorithmdependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS, W fully parallel product-sum operation for binary DNN edge processors. IEEE Int. Sol. State Circ. Confe. (ISSCC) 2018, 496\u2013498 (2018)","journal-title":"IEEE Int. Sol. State Circ. Confe. (ISSCC)"},{"key":"111_CR11","doi-asserted-by":"crossref","unstructured":"Kim, J., Park, J.: A charge-domain 10T SRAM based in-memory-computing macro for low energy and highly accurate DNN inference. In: 2021 18th International SoC Design Conference (ISOCC), pp. 89-90 (2021)","DOI":"10.1109\/ISOCC53507.2021.9613938"},{"issue":"1","key":"111_CR12","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1016\/j.neucom.2010.03.021","volume":"74","author":"J Misra","year":"2010","unstructured":"Misra, J., Saha, I.: Artificial neural networks in hardware: a survey of two decades of progress[J]. Neurocomputing 74(1), 239\u2013255 (2010)","journal-title":"Neurocomputing"},{"key":"111_CR13","first-page":"55","volume-title":"Computer Architecture: A Quantitative Approach [M]","author":"DA Patterson","year":"2017","unstructured":"Patterson, D.A.: Computer Architecture: A Quantitative Approach [M], 6th edn., pp. 55\u201357. Morgan Kaufmann, San Francisco (2017)","edition":"6"},{"key":"111_CR14","doi-asserted-by":"crossref","unstructured":"Sayal, A., Kulkarni, J.P., et al.: COMPAC: compressed time-domain, pooling-aware convolution cnn engine with reduced data movement for energy-effcient AI Computing[J]. IEEE J. Sol. State Circ. 56(7) (2020)","DOI":"10.1109\/JSSC.2020.3041502"},{"key":"111_CR15","first-page":"1","volume":"2021","author":"V Sharma","year":"2021","unstructured":"Sharma, V., Kim, J.E., Jo, Y.-J., Chen, Y., Kim, T.T.-H.: AND8T SRAM macro with improved linearity for multi-bit in-memory computing. IEEE Int. Symp. Circ. Syst. (ISCAS) 2021, 1\u20135 (2021)","journal-title":"IEEE Int. Symp. Circ. Syst. (ISCAS)"},{"key":"111_CR16","doi-asserted-by":"crossref","unstructured":"Si, X., et al.: Circuit design challenges in computing-in-memory for AI edge devices. In: 2019 IEEE 13th International Conference on ASIC (ASICON) (2019)","DOI":"10.1109\/ASICON47005.2019.8983627"},{"issue":"11","key":"111_CR17","doi-asserted-by":"publisher","first-page":"4172","DOI":"10.1109\/TCSI.2019.2928043","volume":"66","author":"X Si","year":"2019","unstructured":"Si, X., et al.: A dual-split 6T SRAM-based computing-in-memory unit-macro with fully parallel product-sum operation for binarized DNN edge processors. IEEE Trans. Circ. Syst. I Regular Pap. 66(11), 4172\u20134185 (2019)","journal-title":"IEEE Trans. Circ. Syst. I Regular Pap."},{"key":"111_CR18","first-page":"396","volume":"2019","author":"X Si","year":"2019","unstructured":"Si, X., Chen, J.J., Tu, Y.N., Huang, W..-H., Wang, J..-H., Chiu, Y..-C., Wei, W..-C., Wu, S..-Y., Sun, X., Liu, R.: 24.5 a twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning. IEEE Int. Sol. State Circ. Conf. (ISSCC) 2019, 396\u2013398 (2019)","journal-title":"IEEE Int. Sol. State Circ. Conf. (ISSCC)"},{"key":"111_CR19","doi-asserted-by":"crossref","unstructured":"Si, X., et al.: A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips. In: IEEE International Solid- State Circuits Conference (ISSCC) Dig. Tech. Papers, San Francisco 2020, 246\u2013248 (2020)","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"111_CR20","doi-asserted-by":"crossref","unstructured":"Si, X., Zhou, Y., Yang, J., Chang, M. -F.: Challenge and trend of SRAM based computation-in-memory circuits for AI edge devices. In: 2021 IEEE 14th International Conference on ASIC (ASICON), pp. 1\u20134 (2021)","DOI":"10.1109\/ASICON52560.2021.9620429"},{"key":"111_CR21","doi-asserted-by":"crossref","unstructured":"Sim, J., Kim, M., Kim, Y.: MAPIM: mat parallelism for high performance processing in non-volatile memory architecture[C]. In: 20th International Symposium on Quality Electronic Design (ISQED). Santa Clara 2019, 145\u2013150 (2019)","DOI":"10.1109\/ISQED.2019.8697441"},{"key":"111_CR22","first-page":"541","volume":"2017","author":"L Song","year":"2017","unstructured":"Song, L., Qian, X., Li, H., Chen, Y.: Pipelayer: a pipelined ReRAM-based accelerator for deep learning. IEEE Int. Symp. High Perform. Comput. Arch. (HPCA) 2017, 541\u2013552 (2017)","journal-title":"IEEE Int. Symp. High Perform. Comput. Arch. (HPCA)"},{"key":"111_CR23","doi-asserted-by":"crossref","unstructured":"Su, J. -W., et al.: 15.2 A 28 nm 64 Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips. In: 2020 IEEE International Solid- State Circuits Conference - (ISSCC), pp. 240\u2013242 (2020)","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"issue":"4","key":"111_CR24","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/MSSC.2017.2745798","volume":"9","author":"V Sze","year":"2017","unstructured":"Sze, V.: Designing hardware for machine learning: the important role played by circuit designers [M]. IEEE Solid State Circ. Mag. 9(4), 46\u201354 (2017)","journal-title":"IEEE Solid State Circ. Mag."},{"key":"111_CR25","doi-asserted-by":"crossref","unstructured":"Sze, V., Chen, Y.-H., Emer, J., Suleiman, A., Zhang, Z.: Hardware for machine learning: challenges and opportunities[C]. IEEE Custion Integr. Circuits Conf. (CICC), 1-8 (2018)","DOI":"10.1109\/CICC.2018.8357072"},{"key":"111_CR26","doi-asserted-by":"crossref","unstructured":"Valavi, H., Ramadge, P.J., Verma, N., et al.: A 64-tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute[J]. IEEE J. Sol.-State Circ. 54(6) (2019)","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"111_CR27","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1109\/UCET54125.2021.9674995","volume":"2021","author":"Y Wang","year":"2021","unstructured":"Wang, Y., Zhou, Y., Wang, B., Xiong, T., Kong, Y., Si, X.: Design challenges and methodology of high-performance SRAM-based compute-in-memory for AI edge devices. Int. Conf. UK\u2013China Emerg. Technol. (UCET) 2021, 47\u201352 (2021)","journal-title":"Int. Conf. UK\u2013China Emerg. Technol. (UCET)"},{"key":"111_CR28","doi-asserted-by":"crossref","unstructured":"Xiong, T., et al.: Design methodology towards high-precision SRAM based computation-in-memory for AI Edge Devices. In: 2021 18th International SoC Design Conference (ISOCC), pp. 195-196 (2021)","DOI":"10.1109\/ISOCC53507.2021.9613913"},{"key":"111_CR29","first-page":"394","volume":"2019","author":"J Yang","year":"2019","unstructured":"Yang, J., Kong, Y., Wang, Z., Liu, Y., Wang, B., Yin, S., Shi, L.: 24.4 Sandwich-RAM: an energy-efficient in-memory BWN architecture with pulse-width modulation. IEEE Int. Sol. State Circ. Conf. (ISSCC) 2019, 394\u2013396 (2019)","journal-title":"IEEE Int. Sol. State Circ. Conf. (ISSCC)"},{"key":"111_CR30","doi-asserted-by":"crossref","unstructured":"Yang, J., Kong, Y., Yang, J., et al.: A time-domain computing-in-memory based processor using predictable decomposed convolution for arbitrary quantized DNNs[C]. In: IEEE Asian Solid-State Circuits Conference(A-SSCC), Dig. Tech. Papers, Hiroshima, 1-4 (2020)","DOI":"10.1109\/A-SSCC48613.2020.9336145"},{"key":"111_CR31","doi-asserted-by":"crossref","unstructured":"Zhang, Z., et al.: A 55nm 1-to-8 bit Configurable 6T SRAM based computing-in-memory unit-macro for CNN-based AI edge processors. In: 2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 217\u2013218 (2019)","DOI":"10.1109\/A-SSCC47793.2019.9056933"},{"issue":"1","key":"111_CR32","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1038\/s41928-017-0006-8","volume":"1","author":"MA Zidan","year":"2018","unstructured":"Zidan, M.A., Strachan, J.P., Lu, W.D.: The future of electronics based on memristive systems[J]. Nat. Electron. 1(1), 22\u201329 (2018)","journal-title":"Nat. Electron."}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00111-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-022-00111-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00111-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T08:16:47Z","timestamp":1659946607000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-022-00111-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,29]]},"references-count":32,"alternative-id":["111"],"URL":"https:\/\/doi.org\/10.1007\/s42514-022-00111-1","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"type":"print","value":"2524-4922"},{"type":"electronic","value":"2524-4930"}],"subject":[],"published":{"date-parts":[[2022,7,29]]},"assertion":[{"value":"27 February 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 June 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 July 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}