{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T16:29:47Z","timestamp":1775579387603,"version":"3.50.1"},"reference-count":167,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["CCF Trans. HPC"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1007\/s42514-022-00114-y","type":"journal-article","created":{"date-parts":[[2022,7,21]],"date-time":"2022-07-21T14:11:48Z","timestamp":1658412708000},"page":"182-210","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Superconducting single flux quantum (SFQ) technology for power-efficiency computing"],"prefix":"10.1007","volume":"4","author":[{"given":"Jie","family":"Ren","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangming","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siqi","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peiyao","family":"Qu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoping","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liliang","family":"Ying","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shucheng","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binhan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xue","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,7,21]]},"reference":[{"issue":"15\u201320","key":"114_CR1","doi-asserted-by":"publisher","first-page":"1670","DOI":"10.1016\/j.physc.2009.05.041","volume":"469","author":"H Akaike","year":"2009","unstructured":"Akaike, H., Tanaka, M., Takagi, K., Kataeva, I., Kasagi, R., Fujimaki, A., Takagi, K., Igarashi, M., Park, H., Yamanashi, Y., Yoshikawa, N., Fujiwara, K., Nagasawa, S., Hidaka, M., Takagi, N.: Design of single flux quantum cells for a 10-Nb-layer process. Phys. C Supercond. Appl. 469(15\u201320), 1670\u20131673 (2009). https:\/\/doi.org\/10.1016\/j.physc.2009.05.041","journal-title":"Phys. C Supercond. Appl."},{"key":"114_CR2","doi-asserted-by":"publisher","DOI":"10.1103\/RevModPhys.90.015002","author":"T Albash","year":"2018","unstructured":"Albash, T., Lidar, D.A.: Adiabatic quantum computation. Rev. Mod. Phys (2018). https:\/\/doi.org\/10.1103\/RevModPhys.90.015002","journal-title":"Rev. Mod. Phys"},{"issue":"5","key":"114_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2565609","volume":"26","author":"Y Ando","year":"2016","unstructured":"Ando, Y., Sato, R., Tanaka, M., Takagi, K., Takagi, N., Fujimaki, A.: Design and demonstration of an 8-bit bit-serial rsfq microprocessor: core e4. IEEE Trans. Appl. Supercond. 26(5), 1\u20135 (2016). https:\/\/doi.org\/10.1109\/TASC.2016.2565609","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR4","doi-asserted-by":"publisher","unstructured":"Ando, Y., Sato, R., Tanaka, M., Takagi, K., Takagi, N.: 80-GHz Operation of an 8-Bit RSFQ Arithmetic Logic Unit. 2015 15th International Superconductive Electronics Conference (ISEC) 1\u20133 (2015). https:\/\/doi.org\/10.1109\/ISEC.2015.7383427","DOI":"10.1109\/ISEC.2015.7383427"},{"key":"114_CR5","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1038\/s41586-019-1666-5","volume":"574","author":"F Arute","year":"2019","unstructured":"Arute, F., Arya, K., Babbush, R., et al.: Quantum supremacy using a programmable superconducting processor. Nature 574, 505\u2013510 (2019). https:\/\/doi.org\/10.1038\/s41586-019-1666-5","journal-title":"Nature"},{"issue":"4","key":"114_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2642041","volume":"27","author":"CL Ayala","year":"2017","unstructured":"Ayala, C.L., Takeuchi, N., Yamanashi, Y., Ortlepp, T., Yoshikawa, N.: Majority-logic-optimized parallel prefix carry look-ahead adder families using adiabatic quantum-flux-parametron logic. IEEE Trans. Appl. Supercond. 27(4), 1\u20137 (2017). https:\/\/doi.org\/10.1109\/TASC.2016.2642041","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR7","doi-asserted-by":"publisher","first-page":"1152","DOI":"10.1109\/JSSC.2020.3041338","volume":"56","author":"CL Ayala","year":"2020","unstructured":"Ayala, C.L., Tanaka, T., Saito, R., Nozoe, M., Takeuchi, N., Yoshikawa, N.: Mana: a monolithic adiabatic integration architecture microprocessor using 1.4-zj\/op unshunted superconductor josephson junction devices. IEEE J. Solid-State Circuits 56(4), 1152\u20131165 (2020). https:\/\/doi.org\/10.1109\/JSSC.2020.3041338","journal-title":"IEEE J. Solid-State Circuits"},{"key":"114_CR8","doi-asserted-by":"publisher","DOI":"10.1109\/AFRCON.2011.6072026","author":"RS Bakolo","year":"2011","unstructured":"Bakolo, R.S., Fourie, C.J.: Development of a RSFQ cell library for the University of Stellenbosch. IEEE. (2011). https:\/\/doi.org\/10.1109\/AFRCON.2011.6072026","journal-title":"IEEE."},{"issue":"1","key":"114_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s00607-002-1469-6","volume":"70","author":"M Bebendorf","year":"2003","unstructured":"Bebendorf, M., Rjasanow, S.: Adaptive low-rank approximation of collocation matrices. Computing 70(1), 1\u201324 (2003). https:\/\/doi.org\/10.1007\/s00607-002-1469-6","journal-title":"Computing"},{"key":"114_CR10","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/23\/10\/105014","author":"AJ Berkley","year":"2010","unstructured":"Berkley, A.J., Johnson, M.W., Bunyk, P., Harris, R., Johansson, J., Lanting, T., et al.: A scalable readout system for a superconducting adiabatic quantum optimization system. Supercond. Sci. Technol. (2010). https:\/\/doi.org\/10.1088\/0953-2048\/23\/10\/105014","journal-title":"Supercond. Sci. Technol."},{"issue":"7388","key":"114_CR11","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1038\/nature10872","volume":"483","author":"A B\u00e9rut","year":"2012","unstructured":"B\u00e9rut, A., Arakelyan, A., Petrosyan, A., Ciliberto, S., Dillenschneider, R., Lutz, E.: Experimental verification of landauer\u2019s principle linking information and thermodynamics. Nature 483(7388), 187\u2013189 (2012). https:\/\/doi.org\/10.1038\/nature10872","journal-title":"Nature"},{"issue":"2","key":"114_CR12","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/TASC.2003.813890","volume":"13","author":"P Bunyk","year":"2003","unstructured":"Bunyk, P., Leung, M., Spargo, J., Dorojevets, M.: FLUX-1 RSFQ microprocessor: physical design and test results. IEEE Trans. Appl. Supercond. 13(2), 433\u2013436 (2003). https:\/\/doi.org\/10.1109\/TASC.2003.813890","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/tasc.2014.2318294","volume":"24","author":"PI Bunyk","year":"2014","unstructured":"Bunyk, P.I., Hoskinson, E.M., Johnson, M.W., et al.: Architectural considerations in the design of a superconducting quantum annealing processor. IEEE Trans. Appl. Supercond. 24(4), 1\u201310 (2014). https:\/\/doi.org\/10.1109\/tasc.2014.2318294","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR14","doi-asserted-by":"publisher","unstructured":"Cai, R., Chen, O., Ren, A., Liu, N., Wang, Y.: A Majority Logic Synthesis Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits 189\u2013194 (2019). https:\/\/doi.org\/10.1145\/3299874.3317980","DOI":"10.1145\/3299874.3317980"},{"issue":"5","key":"114_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3065282","volume":"31","author":"ME Celik","year":"2021","unstructured":"Celik, M.E., Filippov, T., Kirichenko, D., Habib, M., Gupta, D.: 25-ghz operation of ersfq time-to-digital converter. IEEE Trans. Appl. Supercond. 31(5), 1\u20135 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3065282","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR16","doi-asserted-by":"publisher","first-page":"3212","DOI":"10.1109\/77.783712","volume":"9","author":"W Chen","year":"1999","unstructured":"Chen, W., Rylyakov, A.V., Patel, V., Lukens, J.E., Likharev, K.K.: Rapid single flux quantum t-flip flop operating up to 770 ghz. IEEE Trans. Appl. Supercond. 9(2), 3212\u20133215 (1999). https:\/\/doi.org\/10.1109\/77.783712","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR17","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2021.3068230","author":"L Chen","year":"2021","unstructured":"Chen, L., Niu, M., Li, G., Ga, X., Wang, Z.: Research on power dissipation of ersfq circuits. IEEE Trans. Appl. Supercond. (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3068230","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR18","unstructured":"Chen, Z.: (2015) Energy-Efficient Local Storage Design With Superconductor Reciprocal Quantum Logic. PhD Thesis, Stony Brook University, New York, U.S."},{"issue":"5","key":"114_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2577603","volume":"26","author":"F China","year":"2016","unstructured":"China, F., Narama, T., Takeuchi, N., Ortlepp, T., Yamanashi, Y., Yoshikawa, N.: Design and demonstration of interface circuits between rapid single-flux-quantum and adiabatic quantum-flux-parametron circuits. IEEE Trans. Appl. Supercond. 26(5), 1\u20135 (2016). https:\/\/doi.org\/10.1109\/TASC.2016.2577603","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"5","key":"114_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3062589","volume":"31","author":"BB Chonigman","year":"2021","unstructured":"Chonigman, B.B., Shukla, A., Habib, M., Gupta, V., Gupta, D.: Optimization of passive transmission lines for single flux quantum circuits. IEEE Trans. Appl. Supercond. 31(5), 1\u20136 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3062589","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR21","unstructured":"Cryogenic Computing Complexity https:\/\/www.iarpa.gov\/index.php\/research-programs\/c3\/baa (2013). Accessed 1 Nov 2021"},{"issue":"5","key":"114_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2897312","volume":"29","author":"JA Delport","year":"2019","unstructured":"Delport, J.A., Jackman, K., Roux, P.L., Fourie, C.J.: Josim - superconductor spice simulator. IEEE Trans. Appl. Supercond. 29(5), 1\u20135 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2897312","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR23","doi-asserted-by":"publisher","first-page":"3634","DOI":"10.1109\/77.622205","volume":"7","author":"ZJ Deng","year":"1997","unstructured":"Deng, Z.J., Yoshikawa, N., Whiteley, S.R., Duzer, T.V.: Data-driven self-timed rsfq digital integrated circuit and system. IEEE Trans. Appl. Supercond. 7(2), 3634\u20133637 (1997). https:\/\/doi.org\/10.1109\/77.622205","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR24","doi-asserted-by":"publisher","first-page":"1446","DOI":"10.1016\/S0921-4534(02)01755-0","volume":"378","author":"M Dorojevets","year":"2002","unstructured":"Dorojevets, M.: An 8-bit FLUX-1 RSFQ microprocessor built in 1.75-\u03bcm technology. Phys. C Supercond. 378, 1446\u20131453 (2002a). https:\/\/doi.org\/10.1016\/S0921-4534(02)01755-0","journal-title":"Phys. C Supercond."},{"key":"114_CR25","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156402001435","author":"M Dorojevets","year":"2002","unstructured":"Dorojevets, M.: Architecture and design of an 8-bit FLUX-1 superconductor RSFQ microprocessor. Front. Electron. Fut. Chips (2002b). https:\/\/doi.org\/10.1142\/S0129156402001435","journal-title":"Front. Electron. Fut. Chips"},{"issue":"3","key":"114_CR26","doi-asserted-by":"publisher","first-page":"787","DOI":"10.1109\/TASC.2010.2087410","volume":"21","author":"M Dorojevets","year":"2010","unstructured":"Dorojevets, M., Ayala, C.L., Kasperek, A.K.: Data-flow microarchitecture for wide datapath RSFQ processors: design study. IEEE Trans. Appl. Supercond. 21(3), 787\u2013791 (2010). https:\/\/doi.org\/10.1109\/TASC.2010.2087410","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR27","doi-asserted-by":"publisher","first-page":"1700104","DOI":"10.1109\/TASC.2012.2229334","volume":"23","author":"M Dorojevets","year":"2012","unstructured":"Dorojevets, M., Ayala, C.L., Yoshikawa, N., Fujimaki, A.: 8-Bit asynchronous sparse-tree superconductor RSFQ arithmetic-logic unit with a rich set of operations. IEEE Trans. Appl. Supercond. 23(3), 1700104\u20131700104 (2012). https:\/\/doi.org\/10.1109\/TASC.2012.2229334","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR28","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2014.2368354","volume":"25","author":"M Dorojevets","year":"2014","unstructured":"Dorojevets, M., Chen, Z., Ayala, C.L., Kasperek, A.K.: Towards 32-bit energy-efficient superconductor rql processors: the cell-level design and analysis of key processing and on-chip storage units. IEEE Trans. Appl. Supercond. 25(3), 1\u20138 (2014). https:\/\/doi.org\/10.1109\/TASC.2014.2368354","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR29","doi-asserted-by":"publisher","unstructured":"Dorojevets, M., Bunyk, P., Zinoviev, D.: FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-\/spl mu\/m LTS technology. IEEE Trans. Appl. Supercond. 11(1) 326\u2013332 (2001). https:\/\/doi.org\/10.1109\/77.919349","DOI":"10.1109\/77.919349"},{"key":"114_CR30","doi-asserted-by":"crossref","unstructured":"Dorojevets, M.: Energy-Efficient Superconductor Bloom Filters for Streaming Data Inspection. IEEE Trans. Depend. Secure Comput. 17(5) 1015\u20131025 (2020). https:\/\/ieeexplore.ieee.org\/document\/8371212","DOI":"10.1109\/TDSC.2018.2843318"},{"key":"114_CR31","unstructured":"Fang, E.S.: A josephson integrated circuit simulator (jsim) for superconductive electronics application. Ext. Abstr. Intn'l Supercond. Electron. Conf. 407\u2013410 (1989)"},{"issue":"3","key":"114_CR32","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1016\/j.phpro.2012.06.130","volume":"21","author":"T Filippov","year":"2011","unstructured":"Filippov, T., Dorojevets, M., Sahu, A., Kirichenko, A., Ayala, C., Mukhanov, O.: 8-Bit asynchronous wave-pipelined RSFQ arithmetic-logic unit. IEEE Trans. Appl. Supercond. 21(3), 847\u2013851 (2011). https:\/\/doi.org\/10.1016\/j.phpro.2012.06.130","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR33","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/TASC.2010.2103918","volume":"36","author":"TV Filippov","year":"2012","unstructured":"Filippov, T.V., Sahu, A., Kirichenko, A.F., Vernik, I.V., Dorojevets, M., Ayala, C.L., Mukhanov, O.: 20 GHz operation of an asynchronous wave-pipelined RSFQ arithmetic-logic unit. Phys. Procedia 36, 59\u201365 (2012). https:\/\/doi.org\/10.1109\/TASC.2010.2103918","journal-title":"Phys. Procedia"},{"issue":"1","key":"114_CR34","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2014.2360870","volume":"25","author":"CJ Fourie","year":"2014","unstructured":"Fourie, C.J.: Full-gate verification of superconducting integrated circuit layouts with inductex. IEEE Trans. Appl. Supercond. 25(1), 1\u20139 (2014). https:\/\/doi.org\/10.1109\/TASC.2014.2360870","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"6","key":"114_CR35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2020.2988876","volume":"30","author":"CJ Fourie","year":"2020","unstructured":"Fourie, C.J., Ayala, C.L., Schindler, L., Tanaka, T., Yoshikawa, N.: Design and characterization of track routing architecture for rsfq and aqfp circuits in a multilayer process. IEEE Trans. Appl. Supercond. 30(6), 1\u20139 (2020). https:\/\/doi.org\/10.1109\/TASC.2020.2988876","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"1","key":"114_CR36","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1109\/77.919347","volume":"11","author":"A Fujimaki","year":"2001","unstructured":"Fujimaki, A., Nakazono, K., Hasegawa, H., Sato, T., Akahori, A., Takeuchi, N., et al.: Broad band software-defined radio receivers based on superconductive devices. Appl. Supercond. IEEE Trans. 11(1), 318\u2013321 (2001). https:\/\/doi.org\/10.1109\/77.919347","journal-title":"Appl. Supercond. IEEE Trans."},{"key":"114_CR37","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1023\/A:1007903527533","volume":"16","author":"K Gaj","year":"1997","unstructured":"Gaj, K., Friedman, E.G., Feldman, M.J.: Timing of multi-gigahertz rapid single flux quantum digital circuits. J. VLSI Signal Process. Syst. 16, 247\u2013276 (1997). https:\/\/doi.org\/10.1023\/A:1007903527533","journal-title":"J. VLSI Signal Process. Syst."},{"key":"114_CR38","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2021.3062570","author":"X Gao","year":"2021","unstructured":"Gao, X., Qiao, Q., Wang, M., Niu, M., Wang, Z.: Design and verification of sfq cell library for superconducting lsi digital circuits. IEEE Trans. Appl. Supercond. (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3062570","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR39","doi-asserted-by":"publisher","first-page":"2640","DOI":"10.1109\/77.403132","volume":"5","author":"U Ghoshal","year":"2004","unstructured":"Ghoshal, U., Kishore, S.V., Feldman, A.R., Huynh, L., Duzer, T.V.: Cmos amplifier designs for josephson-cmos interface circuits. IEEE Trans. Appl. Supercond. 5(2), 2640\u20132643 (2004). https:\/\/doi.org\/10.1109\/77.403132","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR40","unstructured":"Gouker, M., Bolkhovsky, V., Tolpygo, S. et al.: Single Flux Quantum (SFQ) Circuit Fabrication and Design: Status and Outlook. Oak Ridge National Laboratory. https:\/\/beyondcmos.ornl.gov\/2016\/documents\/Session%203_talk2-Gouker.pdf (2016). Accessed 29 Oct 2021"},{"key":"114_CR41","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1007\/s00607-004-0103-1","volume":"74","author":"L Grasedyck","year":"2005","unstructured":"Grasedyck, L.: Adaptive recompression of H-matrices for BEM. Computing 74, 205\u2013223 (2005). https:\/\/doi.org\/10.1007\/s00607-004-0103-1","journal-title":"Computing"},{"issue":"1","key":"114_CR42","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/77.919449","volume":"11","author":"D Gupta","year":"2002","unstructured":"Gupta, D., Li, W., Kaplan, S.B., Vernik, I.V.: High-speed interchip data transmission technology for superconducting multi-chip modules. IEEE Trans. Appl. Supercond. 11(1), 731\u2013734 (2002). https:\/\/doi.org\/10.1109\/77.919449","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR43","doi-asserted-by":"publisher","first-page":"791","DOI":"10.1109\/TMAG.1983.1062296","volume":"19","author":"M Gurvitch","year":"1983","unstructured":"Gurvitch, M., Washington, M., Huggins, H., et al.: Preparation and properties of Nb Josephson junctions with thin Al layers. IEEE Trans Magn 19(3), 791\u2013794 (1983a). https:\/\/doi.org\/10.1109\/TMAG.1983.1062296","journal-title":"IEEE Trans Magn"},{"issue":"5","key":"114_CR44","doi-asserted-by":"publisher","first-page":"472","DOI":"10.1063\/1.93974","volume":"42","author":"M Gurvitch","year":"1983","unstructured":"Gurvitch, M., Washington, M.A., Huggins, H.A.: High quality refractory Josephson tunnel junctions utilizing thin aluminum layers. Appl. Phys. Lett. 42(5), 472\u2013474 (1983b). https:\/\/doi.org\/10.1063\/1.93974","journal-title":"Appl. Phys. Lett."},{"key":"114_CR45","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.81.134510","author":"R Harris","year":"2009","unstructured":"Harris, R., Johansson, J., Berkley, A.J., Johnson, M.W., Rose, G.: Experimental demonstration of a robust and scalable flux qubit. Phys. Rev. B (2009). https:\/\/doi.org\/10.1103\/PhysRevB.81.134510","journal-title":"Phys. Rev. B"},{"issue":"4","key":"114_CR46","doi-asserted-by":"publisher","first-page":"595","DOI":"10.7567\/JJAPS.19S1.595","volume":"19","author":"S Hasuo","year":"1980","unstructured":"Hasuo, S., Suzuki, H., Dazai, K.: Fabrication of DC-SQUIDs and their characteristics for digital applications. Jpn. J. Appl. Phys. 19(4), 595\u2013599 (1980). https:\/\/doi.org\/10.7567\/JJAPS.19S1.595","journal-title":"Jpn. J. Appl. Phys."},{"issue":"3","key":"114_CR47","doi-asserted-by":"publisher","first-page":"035010","DOI":"10.1088\/1361-6668\/ab6feb","volume":"33","author":"Y He","year":"2020","unstructured":"He, Y., Ayala, C.L., Takeuchi, N., Yamae, T., Yoshikawa, N.: A compact aqfp logic cell design using an 8-metal layer superconductor process. Supercond. Sci. Technol. 33(3), 035010 (2020). https:\/\/doi.org\/10.1088\/1361-6668\/ab6feb","journal-title":"Supercond. Sci. Technol."},{"key":"114_CR48","unstructured":"He, H.W.: Research of a discrete hopfield neural network using single flux quantum circuit. EUCAS. https:\/\/asc.community\/en\/eucas.html (2021). Accessed 29 Oct 2021"},{"key":"114_CR49","doi-asserted-by":"publisher","DOI":"10.1063\/1.3585849","author":"QP Herr","year":"2011","unstructured":"Herr, Q.P., Herr, A.Y., Oberg, O.T., Ioannidis, A.G.: Ultra-low-power superconductor logic. J. Appl. Phys. (2011). https:\/\/doi.org\/10.1063\/1.3585849","journal-title":"J. Appl. Phys."},{"key":"114_CR50","doi-asserted-by":"publisher","unstructured":"Hidaka, M., Maruyama, M., Suzuki, H.: Applying Low Power Consumption Superconductive Device Technology to Real-Time Waveform Monitoring for Photonic Network. Applications and the Internet, 2008. SAINT 2008. International Symposium on. IEEE 337\u2013380 (2008). https:\/\/doi.org\/10.1109\/SAINT.2008.41","DOI":"10.1109\/SAINT.2008.41"},{"issue":"7","key":"114_CR51","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2020.2994208","volume":"30","author":"Y Hironaka","year":"2020","unstructured":"Hironaka, Y., Yamanashi, Y., Yoshikawa, N.: Demonstration of a single-flux-quantum microprocessor operating with josephson-cmos hybrid memory. IEEE Trans. Appl. Supercond. 30(7), 1\u20136 (2020). https:\/\/doi.org\/10.1109\/TASC.2020.2994208","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR52","doi-asserted-by":"publisher","first-page":"3316","DOI":"10.1109\/77.403301","volume":"5","author":"M Hosoya","year":"1996","unstructured":"Hosoya, M., Nishino, T., Hioe, W., et al.: Superconducting packet switch. IEEE Trans. Appl. Supercon. 5(2), 3316\u20133319 (1996). https:\/\/doi.org\/10.1109\/77.403301","journal-title":"IEEE Trans. Appl. Supercon."},{"issue":"4","key":"114_CR53","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2017.2677418","volume":"27","author":"A Inamdar","year":"2017","unstructured":"Inamdar, A., Amparo, D., Sahoo, B., Ren, J., Sahu, A.: Rsfq\/ersfq cell library with improved circuit optimization, timing verification, and test characterization. IEEE Trans. Appl. Supercond. 27(4), 1\u20139 (2017). https:\/\/doi.org\/10.1109\/TASC.2017.2677418","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR54","unstructured":"IRDS International Roadmap for Devices and Systems. https:\/\/irds.ieee.org\/editions\/2020 (2020). Accessed 29 Oct 2021"},{"key":"114_CR55","unstructured":"IRDS International Roadmap for Devices and Systems. https:\/\/irds.ieee.org\/editions\/2021 (2021). Accessed 29 Oct 2021"},{"key":"114_CR56","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/23\/6\/065004","author":"MW Johnson","year":"2010","unstructured":"Johnson, M.W., Bunyk, P., Maibaum, F., Tolkacheva, E., Berkley, A.J., Chapple, E.M., et al.: A scalable control system for a superconducting adiabatic quantum optimization processor. Supercond. Sci. Technol. (2010). https:\/\/doi.org\/10.1088\/0953-2048\/23\/6\/065004","journal-title":"Supercond. Sci. Technol."},{"issue":"9","key":"114_CR57","doi-asserted-by":"publisher","first-page":"1750","DOI":"10.1109\/22.310584","volume":"42","author":"M Kamon","year":"1994","unstructured":"Kamon, M., Tsuk, M.J., White, J.K.: Fasthenry: a multipole-accelerated 3-d inductance extraction program. IEEE Trans. Microw. Theory Tech. 42(9), 1750\u20131758 (1994). https:\/\/doi.org\/10.1109\/22.310584","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"114_CR58","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1016\/j.physc.2014.05.006","volume":"503","author":"X Kang","year":"2014","unstructured":"Kang, X., Ying, L., Wang, H., Zhang, G., Peng, W., Kong, X., et al.: Measurements of tunneling barrier thicknesses for nb\/al\u2013alox\/nb tunnel junctions. Phys. C Supercond. Appl. 503, 29\u201332 (2014). https:\/\/doi.org\/10.1016\/j.physc.2014.05.006","journal-title":"Phys. C Supercond. Appl."},{"issue":"2","key":"114_CR59","doi-asserted-by":"publisher","first-page":"3020","DOI":"10.1109\/77.783665","volume":"9","author":"SB Kaplan","year":"1999","unstructured":"Kaplan, S.B., Bradley, P.D.: A superconductive flash digitizer with on-chip memory. Appl. Supercond. IEEE Trans. 9(2), 3020\u20133025 (1999). https:\/\/doi.org\/10.1109\/77.783665","journal-title":"Appl. Supercond. IEEE Trans."},{"issue":"5","key":"114_CR60","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2904688","volume":"29","author":"NK Katam","year":"2019","unstructured":"Katam, N.K., Mukhanov, O., Pedram, M.: Simulation analysis and energy-saving techniques for ersfq circuits. IEEE Trans. Appl. Supercond. 29(5), 1\u20137 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2904688","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"7","key":"114_CR61","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2907690","volume":"29","author":"MB Ketchen","year":"2019","unstructured":"Ketchen, M.B., Timmerwilke, J., Gibson, G.W., Bhushan, M.: ERSFQ power delivery: a self-consistent model\/hardware case study. IEEE Trans. Appl. Supercond. 29(7), 1\u201311 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2907690","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR62","doi-asserted-by":"publisher","first-page":"308","DOI":"10.1109\/TASC.2005.849810","volume":"15","author":"JY Kim","year":"2005","unstructured":"Kim, J.Y., Kim, S., Kang, J.: Construction of an RSFQ 4-bit ALU with half adder cells. IEEE Trans. Appl. Supercond. 15(2), 308\u2013311 (2005). https:\/\/doi.org\/10.1109\/TASC.2005.849810","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR63","doi-asserted-by":"publisher","first-page":"454","DOI":"10.1109\/TASC.2003.813898","volume":"13","author":"A Kirichenko","year":"2003","unstructured":"Kirichenko, A., Sarwana, S., Gupta, D., Rochwarger, I., Mukhanov, O.: Multi-channel time digitizing systems. IEEE Trans. Appl. Supercond. 13(2), 454\u2013458 (2003). https:\/\/doi.org\/10.1109\/TASC.2003.813898","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR64","doi-asserted-by":"publisher","first-page":"776","DOI":"10.1109\/TASC.2010.2098432","volume":"21","author":"DE Kirichenko","year":"2011","unstructured":"Kirichenko, D.E., Sarwana, S., Kirichenko, A.F.: Zero static power dissipation biasing of rsfq circuits. IEEE Trans. Appl. Supercond. 21(3), 776\u2013779 (2011). https:\/\/doi.org\/10.1109\/TASC.2010.2098432","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"5","key":"114_CR65","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2904484","volume":"29","author":"AF Kirichenko","year":"2019","unstructured":"Kirichenko, A.F., Vernik, I.V., Kamkar, M.Y., Walter, J., Mukhanov, O.A.: ERSFQ 8-bit parallel arithmetic logic unit. IEEE Trans. Appl. Supercond. 29(5), 1\u20137 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2904484","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR66","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2646911","volume":"27","author":"G Konno","year":"2017","unstructured":"Konno, G., Yamanashi, Y., Yoshikawa, N.: Fully functional operation of low-power 64-kb Josephson-CMOS hybrid memories. IEEE Trans. Appl. Supercond. 27(4), 1\u20137 (2017). https:\/\/doi.org\/10.1109\/TASC.2016.2646911","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"1","key":"114_CR67","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1109\/77.919334","volume":"11","author":"J Koshiyama","year":"2001","unstructured":"Koshiyama, J., Yoshikawa, N.: A cell-based design approach for RSFQ circuits based on binarydecision diagram. IEEE Trans. Appl. Supercond. 11(1), 263\u2013266 (2001). https:\/\/doi.org\/10.1109\/77.919334","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR68","doi-asserted-by":"publisher","first-page":"164","DOI":"10.1109\/77.107401","volume":"1","author":"S Kotani","year":"1991","unstructured":"Kotani, S., Inoue, A., Suzuki, H., et al.: A subnanosecond clock cryogenic system for Josephson computers. IEEE Trans. Appl. Supercon. 1(4), 164\u2013169 (1991). https:\/\/doi.org\/10.1109\/77.107401","journal-title":"IEEE Trans. Appl. Supercon."},{"key":"114_CR69","doi-asserted-by":"publisher","unstructured":"Krylov, G., Friedman, E.G.: Bias Distribution in ERSFQ VLSI Circuits. 2020 IEEE International Symposium on Circuits and Systems (ISCAS) 1\u20135 (2020). https:\/\/doi.org\/10.1109\/ISCAS45731.2020.9180720","DOI":"10.1109\/ISCAS45731.2020.9180720"},{"issue":"5","key":"114_CR70","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2909985","volume":"29","author":"G Krylov","year":"2019","unstructured":"Krylov, G., Friedman, E.G.: Globally asynchronous, locally synchronous clocking and shared interconnect for large-scale sfq systems. IEEE Trans. Appl. Supercond. 29(5), 1\u20135 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2909985","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR71","doi-asserted-by":"publisher","unstructured":"Kundu, S., Datta, G., Beerel, P.A., Pedram, M.: qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit. 2019 IEEE International Superconductive Electronics Conference (ISEC) IEEE 1\u20133 (2019). https:\/\/doi.org\/10.1109\/ISEC46533.2019.8990921","DOI":"10.1109\/ISEC46533.2019.8990921"},{"issue":"5","key":"114_CR72","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3067827","volume":"31","author":"M Kuniyoshi","year":"2021","unstructured":"Kuniyoshi, M., Murase, K., Nagaoka, I., Sano, K., Fujimaki, A.: Investigation of timing parameters in single-flux-quantum circuits using low critical-current junctions and low bias voltages. IEEE Trans. Appl. Supercond. 31(5), 1\u20135 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3067827","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR73","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183\u2013191 (1961). https:\/\/doi.org\/10.1147\/rd.53.0183","journal-title":"IBM J. Res. Dev."},{"issue":"1","key":"114_CR74","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/77.80745","volume":"1","author":"KK Likharev","year":"2002","unstructured":"Likharev, K.K., Semenov, V.K.: RSFQ logic\/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans. Appl. Supercond. 1(1), 3\u201328 (2002). https:\/\/doi.org\/10.1109\/77.80745","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR75","doi-asserted-by":"publisher","first-page":"759","DOI":"10.1109\/TMAG.1987.1065001","volume":"23","author":"KK Likharev","year":"1987","unstructured":"Likharev, K.K., Mukhanov, O.A., Semenov, V.K.: Ultimate performance of RSFQ logic circuits. IEEE Trans. Magnetics 23, 759\u2013762 (1987)","journal-title":"IEEE Trans. Magnetics"},{"key":"114_CR76","doi-asserted-by":"crossref","unstructured":"Likharev, K.K., Mukhanov O.A., Semenov V.K.: Resistive single flux quantum logic for the Josephson-junction technology. SQUID-5, Berlin Germany 1103\u20131108 (1985)","DOI":"10.1515\/9783110862393.1103"},{"key":"114_CR77","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/14\/12\/326","author":"M Maezawa","year":"2001","unstructured":"Maezawa, M., Suzuki, M., Sasaki, H., Shoji, A.: Analog-to-digital converter based on rsfq technology for radio astronomy applications. Supercond. Sci. Technol. (2001). https:\/\/doi.org\/10.1088\/0953-2048\/14\/12\/326","journal-title":"Supercond. Sci. Technol."},{"issue":"2","key":"114_CR78","doi-asserted-by":"publisher","first-page":"500","DOI":"10.1109\/TASC.2007.898716","volume":"17","author":"M Maezawa","year":"2007","unstructured":"Maezawa, M., Ochiai, M., Kimura, H., Hirayama, F., Suzuki, M.: Design and operation of fsfq cell library fabricated by using a 10-ka\/cm2 nb technology. Appl. Supercond. IEEE Trans. 17(2), 500\u2013504 (2007). https:\/\/doi.org\/10.1109\/TASC.2007.898716","journal-title":"Appl. Supercond. IEEE Trans."},{"key":"114_CR79","doi-asserted-by":"publisher","DOI":"10.1088\/2058-9565\/aaa3a0","author":"R Mcdermott","year":"2017","unstructured":"Mcdermott, R., Vavilov, M.G., Plourde, B.L.T., Wilhelm, F.K., Ohki, T.A.: Quantum\u2013classical interface based on single flux quantum digital logic. Quantum Sci. Technol. (2017). https:\/\/doi.org\/10.1088\/2058-9565\/aaa3a0","journal-title":"Quantum Sci. Technol."},{"issue":"5","key":"114_CR80","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3061024","volume":"31","author":"SS Meher","year":"2021","unstructured":"Meher, S.S., Ravi, J., Celik, M.E., Miller, S., Inamdar, A.: Superconductor standard cell library for advanced eda design flow. IEEE Trans. Appl. Supercond. 31(5), 1\u20137 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3061024","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR81","doi-asserted-by":"publisher","unstructured":"Mori, N., Akahori, A., Sato, T., Takeuchi, N., Fujimaki, A., Hayakawa, H.: A new optimization procedure for single flux quantum circuits. Physica C 357(part-P2) 1557\u20131560 (2001). https:\/\/doi.org\/10.1016\/S0921-4534(01)00547-0","DOI":"10.1016\/S0921-4534(01)00547-0"},{"issue":"1","key":"114_CR82","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/77.80748","volume":"1","author":"M Morisue","year":"1991","unstructured":"Morisue, M., Kaneko, M., Hosoya, H.: A content addressable memory using Josephson junctions. IEEE Trans. Appl. Supercond. 1(1), 48\u201353 (1991). https:\/\/doi.org\/10.1109\/77.80748","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR83","doi-asserted-by":"publisher","first-page":"3102","DOI":"10.1109\/77.251810","volume":"3","author":"OA Mukhanov","year":"1993","unstructured":"Mukhanov, O.A.: Rsfq 1024-bit shift register for acquisition memory. Appl. Supercond. IEEE Trans. 3(4), 3102\u20133113 (1993). https:\/\/doi.org\/10.1109\/77.251810","journal-title":"Appl. Supercond. IEEE Trans."},{"issue":"3","key":"114_CR84","doi-asserted-by":"publisher","first-page":"760","DOI":"10.1109\/TASC.2010.2096792","volume":"21","author":"OA Mukhanov","year":"2011","unstructured":"Mukhanov, O.A.: Energy-efficient single flux quantum technology. IEEE Trans. Appl. Supercond. 21(3), 760\u2013769 (2011). https:\/\/doi.org\/10.1109\/TASC.2010.2096792","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR85","first-page":"227","volume":"1","author":"O Mukhanov","year":"2002","unstructured":"Mukhanov, O., Gupta, D., Kadin, A., Rosa, J., Semenov, V.: Superconductor digital-rf transceiver components. Proc. SDR Techn. Conf. 1, 227\u2013232 (2002)","journal-title":"Proc. SDR Techn. Conf."},{"issue":"10","key":"114_CR86","doi-asserted-by":"publisher","first-page":"1564","DOI":"10.1109\/JPROC.2004.833660","volume":"92","author":"O Mukhanov","year":"2004","unstructured":"Mukhanov, O., Gupta, D., Kadin, A., Semenov, V.: Superconductor analog-to-digital converters. Proc. IEEE 92(10), 1564\u20131584 (2004). https:\/\/doi.org\/10.1109\/JPROC.2004.833660","journal-title":"Proc. IEEE"},{"issue":"5","key":"114_CR87","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3071996","volume":"31","author":"I Nagaoka","year":"2021","unstructured":"Nagaoka, I., Ishida, K., Tanaka, M., Sano, K., Fujimaki, A.: Demonstration of a 52-ghz bit-parallel multiplier using low-voltage rapid single-flux-quantum logic. IEEE Trans. Appl. Supercond. 31(5), 1\u20135 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3071996","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"1","key":"114_CR88","doi-asserted-by":"publisher","first-page":"012065","DOI":"10.1088\/1742-6596\/871\/1\/012065","volume":"871","author":"S Nagasawa","year":"2017","unstructured":"Nagasawa, S., Hidaka, M.: Run-to-run yield evaluation of improved Nb 9-layer advanced process using single flux quantum shift register chip with 68,990 Josephson junctions. J. Phys. Conf. Ser. 871(1), 012065 (2017). https:\/\/doi.org\/10.1088\/1742-6596\/871\/1\/012065","journal-title":"J. Phys. Conf. Ser."},{"issue":"2","key":"114_CR89","doi-asserted-by":"publisher","first-page":"2447","DOI":"10.1109\/77.403086","volume":"5","author":"S Nagasawa","year":"1995","unstructured":"Nagasawa, S., Hashimoto, Y., Numata, H., et al.: A 380 ps, 9.5 mW Josephson 4-kbit RAM Operated at a Hight Bit Yield. IEEE Trans. Appl. Supercond. 5(2), 2447\u20132452 (1995). https:\/\/doi.org\/10.1109\/77.403086","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"1","key":"114_CR90","doi-asserted-by":"publisher","first-page":"1429","DOI":"10.1016\/j.physc.2003.12.097","volume":"412","author":"S Nagasawa","year":"2004","unstructured":"Nagasawa, S., Hinode, K., Satoh, T., et al.: Development of advanced Nb process for SFQ circuits. Physica C 412(1), 1429\u20131436 (2004). https:\/\/doi.org\/10.1016\/j.physc.2003.12.097","journal-title":"Physica C"},{"issue":"15\u201320","key":"114_CR91","doi-asserted-by":"publisher","first-page":"1578","DOI":"10.1016\/j.physc.2009.05.219","volume":"469","author":"S Nagasawa","year":"2009","unstructured":"Nagasawa, S., Satoh, T., Hinode, K., et al.: New Nb multi-layer fabrication process for large-scale SFQ circuits. Physica C 469(15\u201320), 1578\u20131584 (2009). https:\/\/doi.org\/10.1016\/j.physc.2009.05.219","journal-title":"Physica C"},{"key":"114_CR92","doi-asserted-by":"publisher","unstructured":"Nagasawa, S., Hinode, K., Satoh, T., et al.: Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation. IEICE Trans. Electron. E97 C(3) 132\u2013140 (2014). https:\/\/doi.org\/10.1587\/transele.E97.C.132","DOI":"10.1587\/transele.E97.C.132"},{"issue":"1","key":"114_CR93","doi-asserted-by":"publisher","first-page":"L70","DOI":"10.1143\/JJAP.25.L70","volume":"25","author":"H Nakagawa","year":"1986","unstructured":"Nakagawa, H., Nakaya, K., Kurosawa, I., et al.: Nb\/Al-Oxide\/Nb tunnel-junctions for Josephson integrated-circuits. Jpn. J. Appl. Phys. 25(1), L70\u2013L72 (1986). https:\/\/doi.org\/10.1143\/JJAP.25.L70","journal-title":"Jpn. J. Appl. Phys."},{"key":"114_CR94","doi-asserted-by":"publisher","unstructured":"Nakajima, N., Matsuzaki, F., Yamanashi, Y., Yoshikawa, N.,Tanaka, N., Kondo, T., Fujimaki, A., Terai, H., Yorozu. S.: Design and implementation of circuit components of the SFQ microprocessor, CORE1. Supercond. Sci. Technol. 17(3) 301\u2013307 (2004). https:\/\/doi.org\/10.1088\/0953-2048\/17\/3\/001","DOI":"10.1088\/0953-2048\/17\/3\/001"},{"key":"114_CR95","doi-asserted-by":"publisher","unstructured":"Narendran, S., Selvakumar, J.: Quantum computation based on Reciprocal Quantum logic. International Conference on Nextgen Electronic Technologies: Silicon to Software 34\u201337 (2017). https:\/\/doi.org\/10.1109\/ICNETS2.2017.8067892","DOI":"10.1109\/ICNETS2.2017.8067892"},{"issue":"7","key":"114_CR96","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2906171","volume":"29","author":"B Nel","year":"2019","unstructured":"Nel, B., Botha, M.M.: An efficient mlaca-svd solver for superconducting integrated circuit analysis. IEEE Trans. Appl. Supercond. 29(7), 1\u201310 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2906171","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"1","key":"114_CR97","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1088\/0953-2048\/10\/1\/001","volume":"10","author":"T Nishino","year":"1997","unstructured":"Nishino, T.: Progress in Nb-based low-temperature superconductive electronics for high-speed digital applications in Japan. Supercond. Sci. Technol. 10(1), 1\u20135 (1997). https:\/\/doi.org\/10.1088\/0953-2048\/10\/1\/001","journal-title":"Supercond. Sci. Technol."},{"issue":"2","key":"114_CR98","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TASC.2007.898658","volume":"17","author":"Y Nobumori","year":"2007","unstructured":"Nobumori, Y., Nishigai, T., Nakamiya, K., Yoshikawa, N., Fujimaki, A., Terai, H., Yorozu, S.: Design and implementation of a fully asynchronous sfq microprocessor: scram2. IEEE Trans. Appl. Supercond. 17(2), 478\u2013481 (2007). https:\/\/doi.org\/10.1109\/TASC.2007.898658","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"11","key":"114_CR99","doi-asserted-by":"publisher","first-page":"897","DOI":"10.1088\/0953-2048\/12\/11\/361","volume":"12","author":"H Numata","year":"1999","unstructured":"Numata, H., Tanaka, M., Kitagawa, Y., et al.: Investigation of SFQ integrated circuits using NB fabrication technology. Supercond. Sci. Tech. 12(11), 897\u2013900 (1999). https:\/\/doi.org\/10.1088\/0953-2048\/12\/11\/361","journal-title":"Supercond. Sci. Tech."},{"issue":"8","key":"114_CR100","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2938577","volume":"29","author":"Y Okuma","year":"2019","unstructured":"Okuma, Y., Takeuchi, N., Yamanashi, Y., Yoshikawa, N.: Design and demonstration of an adiabatic-quantum-flux-parametron field-programmable gate array using josephson-cmos hybrid memories. IEEE Trans. Appl. Supercond. 29(8), 1\u20136 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2938577","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR101","doi-asserted-by":"publisher","unstructured":"Pasandi, G., Shafaei, A., Pedram, M.: SFQmap: A Technology Mapping Tool for Single Flux Quantum Logic Circuits. International Symposium on Circuits and Systems (ISCAS) 1\u20135 (2018). https:\/\/doi.org\/10.1109\/ISCAS.2018.8351603","DOI":"10.1109\/ISCAS.2018.8351603"},{"issue":"4","key":"114_CR102","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2018.2880343","volume":"29","author":"G Pasandi","year":"2018","unstructured":"Pasandi, G., Pedram, M.: Pbmap: a path balancing technology mapping algorithm for single flux quantum logic circuits. IEEE Trans. Appl. Supercond. 29(4), 1\u201314 (2018). https:\/\/doi.org\/10.1109\/TASC.2018.2880343","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR103","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2955095","volume":"30","author":"G Pasandi","year":"2019","unstructured":"Pasandi, G., Pedram, M.: An efficient pipelined architecture for superconducting single flux quantum logic circuits utilizing dual clocks. IEEE Trans. Appl. Supercond. 30(2), 1\u201312 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2955095","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"1","key":"114_CR104","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3412389","volume":"17","author":"G Pasandi","year":"2020","unstructured":"Pasandi, G., Pedram, M.: Depth-bounded graph partitioning algorithm and dual clocking method for realization of superconducting sfq circuits. ACM J. Emerg. Technol. Comput. Syst. (JETC) 17(1), 1\u201322 (2020). https:\/\/doi.org\/10.1145\/3412389","journal-title":"ACM J. Emerg. Technol. Comput. Syst. (JETC)"},{"key":"114_CR105","doi-asserted-by":"publisher","unstructured":"Pedram, M., Wang, Y.: Design automation methodology and tools for superconductive electronics. the International Conference 1\u20136 (2018). https:\/\/doi.org\/10.1145\/3240765.3243470","DOI":"10.1145\/3240765.3243470"},{"key":"114_CR106","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1088\/0953-2048\/4\/11\/031","volume":"4","author":"SV Polonsky","year":"1991","unstructured":"Polonsky, S.V., Semenov, V., Shevchenko, P.: Pscan: Personal superconductor circuit analyzer. Supercond. Sci. Technol. 4, 667\u2013670 (1991). https:\/\/doi.org\/10.1088\/0953-2048\/4\/11\/031","journal-title":"Supercond. Sci. Technol."},{"issue":"2","key":"114_CR107","doi-asserted-by":"publisher","first-page":"3000","DOI":"10.1109\/77.403223","volume":"5","author":"SV Polonsky","year":"1995","unstructured":"Polonsky, S.V., Kirichenko, A.F., Semenov, V.K., et al.: Rapid Single Flux Quantum Random-Access Memory. IEEE Trans. Appl. Supercond. 5(2), 3000\u20133005 (1995). https:\/\/doi.org\/10.1109\/77.403223","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR108","unstructured":"PSCAN2 Superconducting circuit simulator http:\/\/www.pscan2sim.org (2016). Accessed 29 Oct 2021"},{"issue":"7","key":"114_CR109","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2020.3017527","volume":"30","author":"P Qu","year":"2020","unstructured":"Qu, P., Tang, G.M., Yang, J.H., Ye, X.C., Fan, D.R., Zhang, Z.M., Sun, N.H.: Design of an 8-bit bit-parallel rsfq microprocessor. IEEE Trans. Appl. Supercond. 30(7), 1\u20136 (2020). https:\/\/doi.org\/10.1109\/TASC.2020.3017527","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR110","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1109\/TASC.2011.2104352","volume":"21","author":"J Ren","year":"2011","unstructured":"Ren, J., Semenov, V.K.: Progress with physically and logically reversible superconducting digital circuits. IEEE Trans. Appl. Supercond. 21(3), 780\u2013786 (2011). https:\/\/doi.org\/10.1109\/TASC.2011.2104352","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR111","doi-asserted-by":"publisher","first-page":"961","DOI":"10.1109\/TASC.2009.2018250","volume":"19","author":"J Ren","year":"2009","unstructured":"Ren, J., Semenov, V.K., Polyakov, Y.A., Averin, D.V., Tsai, J.S.: Progress towards reversible computing with nsquid arrays. IEEE Trans. Appl. Supercond. 19(3), 961\u2013967 (2009). https:\/\/doi.org\/10.1109\/TASC.2009.2018250","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR112","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2014.2373035","author":"R Roberts","year":"2015","unstructured":"Roberts, R., Fourie, C.J.: Layout-versus-schematic verification for superconductive integrated circuits. IEEE Trans. Appl. Supercond. (2015). https:\/\/doi.org\/10.1109\/TASC.2014.2373035","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"7","key":"114_CR113","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2020.2994453","volume":"30","author":"PE Roux","year":"2020","unstructured":"Roux, P.E., Fourie, C.J.: Distance-to-failure-maximization optimization algorithm for sfq logic cells. IEEE Trans. Appl. Supercond. 30(7), 1\u20135 (2020). https:\/\/doi.org\/10.1109\/TASC.2020.2994453","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR114","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1016\/j.phpro.2012.06.126","volume":"36","author":"VV Ryazanov","year":"2012","unstructured":"Ryazanov, V.V., et al.: Magnetic Josephson junction technology for digital and memory applications. Phys. Procedia 36, 35\u201341 (2012). https:\/\/doi.org\/10.1016\/j.phpro.2012.06.126","journal-title":"Phys. Procedia"},{"issue":"4","key":"114_CR115","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2642049","volume":"27","author":"R Sato","year":"2017","unstructured":"Sato, R., Hatanaka, Y., Ando, Y., Tanaka, M., Fujimaki, A., Takagi, K., Takagi, N.: High-speed operation of random-access-memory-embedded microprocessor with minimal instruction set architecture based on rapid single-flux-quantum logic. IEEE Trans. Appl. Supercond. 27(4), 1\u20135 (2017). https:\/\/doi.org\/10.1109\/TASC.2016.2642049","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR116","doi-asserted-by":"publisher","unstructured":"Sato, R., Takata, K., Tanaka, M., Takagi, N., Takagi, K., Fujimaki, A.: Low-Voltage Bit-Serial Single-Flux-Quantum Microprocessor for Integrating Memories. 2015 15th International Superconductive Electronics Conference (ISEC) 1\u20133 (2015). https:\/\/doi.org\/10.1109\/ISEC.2015.7383468","DOI":"10.1109\/ISEC.2015.7383468"},{"key":"114_CR117","doi-asserted-by":"publisher","unstructured":"Schindler, L., Staden, R.V., Fourie, C.J., Ayala, C.L., Yoshikawa, N.: Standard Cell Layout Synthesis for Row-Based Placement and Routing of RSFQ and AQFP Logic Families. 2019 IEEE International Superconductive Electronics Conference (ISEC) 1\u20135 (2019). https:\/\/doi.org\/10.1109\/ISEC46533.2019.8990962","DOI":"10.1109\/ISEC46533.2019.8990962"},{"issue":"3","key":"114_CR118","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2014.2382665","volume":"25","author":"VK Semenov","year":"2015","unstructured":"Semenov, V.K., Polyakov, Y.A., Tolpygo, S.K.: New ac-powered sfq digital circuits. IEEE Trans. Appl. Supercond. 25(3), 1\u20137 (2015). https:\/\/doi.org\/10.1109\/TASC.2014.2382665","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR119","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2017.2675889","volume":"27","author":"SN Shahsavani","year":"2017","unstructured":"Shahsavani, S.N., Lin, T.R., Shafaei, A., Fourie, C.J., Pedram, M.: An integrated row-based cell placement and interconnect synthesis tool for large sfq logic circuits. IEEE Trans. Appl. Supercond. 27(4), 1\u20138 (2017). https:\/\/doi.org\/10.1109\/TASC.2017.2675889","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR120","doi-asserted-by":"publisher","unstructured":"Shahsavani, S.N., Pedram, M.: A Hyper-Parameter Based Margin Calculation Algorithm for Single Flux Quantum Logic Cells. 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2019). https:\/\/doi.org\/10.1109\/ISVLSI.2019.00120","DOI":"10.1109\/ISVLSI.2019.00120"},{"key":"114_CR121","doi-asserted-by":"publisher","unstructured":"Shahsavani, S.N., Zhang, B., Pedram, M.: A timing uncertainty-aware clock tree topology generation algorithm for single flux quantum circuits. 2020 Design, Automation & Test in Europe Conference & Exhibition 278\u2013281 (2020). https:\/\/doi.org\/10.23919\/DATE48585.2020.9116331","DOI":"10.23919\/DATE48585.2020.9116331"},{"issue":"3","key":"114_CR122","doi-asserted-by":"publisher","first-page":"611","DOI":"10.1109\/TASC.2009.2018034","volume":"19","author":"H Suzuki","year":"2009","unstructured":"Suzuki, H., Maruyama, M., Hashimoto, Y., Fujiwara, K., Hidaka, M.: Possible application of flash-type sfq a\/d converter to optical communication systems and their measuring instruments. IEEE Trans. Appl. Supercond. 19(3), 611\u2013616 (2009). https:\/\/doi.org\/10.1109\/TASC.2009.2018034","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR123","doi-asserted-by":"publisher","unstructured":"Suzuki, H., Inoue, A., Imamura, T., Hasuo, S.: A josephson driver to interface josephson junctions to semiconductor transistors. Electron Devices Meeting. iedm.technical Digest.international 290\u2013293 (1989). https:\/\/doi.org\/10.1109\/IEDM.1988.32814","DOI":"10.1109\/IEDM.1988.32814"},{"issue":"7","key":"114_CR124","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2018.2856836","volume":"28","author":"RN Tadros","year":"2018","unstructured":"Tadros, R.N., Beerel, P.A.: A robust and self-adaptive clocking technique for sfq circuits. IEEE Trans. Appl. Supercond. 28(7), 1\u201311 (2018). https:\/\/doi.org\/10.1109\/TASC.2018.2856836","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR125","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2957196","author":"RN Tadros","year":"2019","unstructured":"Tadros, R.N., Fayyazi, A., Pedram, M., Beerel, P.A.: Systemverilog modeling of sfq and aqfp circuits. IEEE Trans. Appl. Supercond. (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2957196","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR126","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TASC.2003.813944","volume":"13","author":"K Takahashi","year":"2003","unstructured":"Takahashi, K., Nagasawa, S., Hasegawa, H., Miyahara, K., Takai, H., Enomoto, Y.: Design of a superconducting ALU with a 3-input XOR gate. Appl. Supercond. IEEE Trans. 13(2), 551\u2013554 (2003). https:\/\/doi.org\/10.1109\/TASC.2003.813944","journal-title":"Appl. Supercond. IEEE Trans."},{"issue":"3","key":"114_CR127","doi-asserted-by":"publisher","first-page":"035010","DOI":"10.1088\/0953-2048\/26\/3\/035010","volume":"26","author":"N Takeuchi","year":"2013","unstructured":"Takeuchi, N., Ozawa, D., Yamanashi, Y., Yoshikawa, N.: An adiabatic quantum flux parametron as an ultra-low-power logic device. Supercond. Sci. Technol. 26(3), 035010 (2013). https:\/\/doi.org\/10.1088\/0953-2048\/26\/3\/035010","journal-title":"Supercond. Sci. Technol."},{"issue":"17","key":"114_CR128","doi-asserted-by":"publisher","first-page":"173912","DOI":"10.1063\/1.4919838","volume":"117","author":"N Takeuchi","year":"2015","unstructured":"Takeuchi, N., Yamanashi, Y., Yoshikawa, N.: Adiabatic quantum-flux-parametron cell library adopting minimalist design. J. Appl. Phys. 117(17), 173912 (2015). https:\/\/doi.org\/10.1063\/1.4919838","journal-title":"J. Appl. Phys."},{"issue":"3","key":"114_CR129","doi-asserted-by":"publisher","first-page":"035002","DOI":"10.1088\/1361-6668\/aa52f3","volume":"30","author":"N Takeuchi","year":"2017","unstructured":"Takeuchi, N., Nagasawa, S., China, F., Ando, T., Yoshikawa, N.: Adiabatic quantum-flux-parametron cell library designed using a 10 ka cm 2 niobium fabrication process. Supercond. Sci. Technol. 30(3), 035002 (2017). https:\/\/doi.org\/10.1088\/1361-6668\/aa52f3","journal-title":"Supercond. Sci. Technol."},{"issue":"4","key":"114_CR130","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3061947","volume":"27","author":"N Takeuchi","year":"2021","unstructured":"Takeuchi, N., Yamae, T., Suzuki, H., Yoshikawa, N.: An adiabatic superconductor comparator with 46 nA sensitivity. IEEE Trans. Appl. Supercond. 27(4), 1\u20134 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3061947","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"12","key":"114_CR131","doi-asserted-by":"publisher","first-page":"1460","DOI":"10.1088\/0953-2048\/16\/12\/031","volume":"16","author":"M Tanaka","year":"2003","unstructured":"Tanaka, M., Matsuzaki, F., Kondo, T., Nakajima, N., Yamanashi, Y., Terai, H., Yorozu, S., Yoshikawa, N., Fujimaki, A., Hayakawa, H.: Prototypic design of the single-flux-quantum microprocessor, CORE1. Supercond. Sci. Technol. 16(12), 1460 (2003). https:\/\/doi.org\/10.1088\/0953-2048\/16\/12\/031","journal-title":"Supercond. Sci. Technol."},{"issue":"2","key":"114_CR132","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1109\/TASC.2005.849860","volume":"15","author":"M Tanaka","year":"2005","unstructured":"Tanaka, M., Kondo, T., Nakajima, N., Kawamoto, T., Yamanashi, Y., Kamiya, Y., Akimoto, A., Fujimaki, A., Hayakawa, H., Yoshikawa, N., Terai, H., Hashimoto, Y., Yorozu, S.: Demonstration of a single-flux-quantum microprocessor using passive transmission lines. IEEE Trans. Appl. Supercond. 15(2), 400\u2013404 (2005). https:\/\/doi.org\/10.1109\/TASC.2005.849860","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR133","doi-asserted-by":"publisher","first-page":"1701104","DOI":"10.1109\/TASC.2013.2240555","volume":"23","author":"M Tanaka","year":"2013","unstructured":"Tanaka, M., Kitayama, A., Koketsu, T., Ito, M., Fujimaki, A.: Low-energy consumption rsfq circuits driven by low voltages. IEEE Trans. Appl. Supercond. 23(3), 1701104\u20131701104 (2013). https:\/\/doi.org\/10.1109\/TASC.2013.2240555","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"5","key":"114_CR134","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2555905","volume":"26","author":"M Tanaka","year":"2016","unstructured":"Tanaka, M., Sato, R., Hatanaka, Y., Fujimaki, A.: High-density shift-register-based rapid single-flux-quantum memory system for bit-serial microprocessors. IEEE Trans. Appl. Supercond. 26(5), 1\u20135 (2016). https:\/\/doi.org\/10.1109\/TASC.2016.2555905","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR135","doi-asserted-by":"publisher","unstructured":"Tanaka, M., Matsuzaki, F., Kondo, T., Nakajima, N., Yamanashi, Y., Fujimaki, A., Hayakawa, H., Yoshikawa, N., Terai, H., Yorozu, S.: A single-flux-quantum logic prototype microprocessor. 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) 1 298\u2013529 (2004). https:\/\/doi.org\/10.1109\/ISSCC.2004.1332714","DOI":"10.1109\/ISSCC.2004.1332714"},{"key":"114_CR136","doi-asserted-by":"publisher","unstructured":"Tanaka, M., Ito, M., Kitayama, A., Kouketsu, T., Fujimaki, A.: 18-ghz, 4.0-aj\/bit operation of ultra-low-energy rapid single-flux-quantum shift registers. Jpn. J. Appl. Phys. 51 53102 (2012). https:\/\/doi.org\/10.1143\/JJAP.51.053102","DOI":"10.1143\/JJAP.51.053102"},{"key":"114_CR137","doi-asserted-by":"publisher","unstructured":"Tanaka, M., Takata, K., Kawaguchi, T., Ando, Y., Takagi, N.: Development of Bit-Serial RSFQ Microprocessors Integrated with Shift-Register-Based Random Access Memories. 2015 15th International Superconductive Electronics Conference (ISEC) 1\u20133 (2015). https:\/\/doi.org\/10.1109\/ISEC.2015.7383449","DOI":"10.1109\/ISEC.2015.7383449"},{"issue":"4","key":"114_CR138","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2018.2799994","volume":"28","author":"GM Tang","year":"2018","unstructured":"Tang, G.M., Qu, P.Y., Ye, X.C., Fan, D.R.: Logic design of a 16-bit bit-slice arithmetic Logic unit for 32-\/64-bit RSFQ microprocessors. IEEE Trans. Appl. Supercond. 28(4), 1\u20135 (2018). https:\/\/doi.org\/10.1109\/TASC.2018.2799994","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR139","doi-asserted-by":"publisher","unstructured":"Tang, G.M., Takata, K., Tanaka, M., Fujimaki, A., Takagi, K., Takagi. N.: 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors. IEEE Transactions on Applied Superconductivity 26(1), 1\u20136 (2015). https:\/\/doi.org\/10.1109\/TASC.2015.2507125","DOI":"10.1109\/TASC.2015.2507125"},{"issue":"2","key":"114_CR140","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MCSE.2017.29","volume":"19","author":"TN Theis","year":"2017","unstructured":"Theis, T.N., Wong, H.: The end of Moore\u2019s law: a new beginning for information technology. Comput. Sci. Eng. 19(2), 41\u201350 (2017). https:\/\/doi.org\/10.1109\/MCSE.2017.29","journal-title":"Comput. Sci. Eng."},{"issue":"3","key":"114_CR141","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2014.2369213","volume":"25","author":"SK Tolpygo","year":"2014","unstructured":"Tolpygo, S.K., Bolkhovsky, V., Weir, T.J., et al.: Inductance of circuit structures for MIT LL superconductor electronics fabrication process with 8 niobium layers. IEEE Trans. Appl. Supercond. 25(3), 1\u20135 (2014). https:\/\/doi.org\/10.1109\/TASC.2014.2369213","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR142","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2519388","volume":"26","author":"SK Tolpygo","year":"2016","unstructured":"Tolpygo, S.K., Bolkhovsky, V., Weir, T.J., Wynn, A., Gouker, M.A.: Advanced fabrication processes for superconducting very large scale integrated circuits. IEEE Trans. Appl. Supercond. 26(3), 1\u201310 (2016). https:\/\/doi.org\/10.1109\/TASC.2016.2519388","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"5","key":"114_CR143","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2904919","volume":"29","author":"SK Tolpygo","year":"2019","unstructured":"Tolpygo, S.K., Bolkhovsky, V., Rastogi, R., et al.: Advanced fabrication processes for superconductor electronics: current status and new developments. IEEE Trans Appl Supercond 29(5), 1\u201313 (2019a). https:\/\/doi.org\/10.1109\/TASC.2019.2904919","journal-title":"IEEE Trans Appl Supercond"},{"issue":"5","key":"114_CR144","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2901709","volume":"29","author":"SK Tolpygo","year":"2019","unstructured":"Tolpygo, S.K., Bolkhovsky, V., Rastogi, R., et al.: Planarized fabrication process with two layers of SIS Josephson junctions and integration of SIS and SFS \u03c0-junctions. IEEE Trans. Appl. Supercond. 29(5), 1\u20138 (2019b). https:\/\/doi.org\/10.1109\/TASC.2019.2901709","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR145","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2017.2656128","volume":"27","author":"N Tsuji","year":"2017","unstructured":"Tsuji, N., Ayala, C.L., Takeuchi, N., Ortlepp, T., Yamanashi, Y., Yoshikawa, N.: Design and implementation of a 16-word by 1-bit register file using adiabatic quantum flux parametron logic. IEEE Trans. Appl. Supercond. 27(4), 1\u20134 (2017). https:\/\/doi.org\/10.1109\/TASC.2017.2656128","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR146","doi-asserted-by":"publisher","first-page":"442","DOI":"10.1109\/TASC.2007.898613","volume":"17","author":"IV Vernik","year":"2007","unstructured":"Vernik, I.V., Kirichenko, D.E., Filippov, T.V., Talalaevskii, A., Sahu, A., Inamdar, A., et al.: Superconducting high-resolution low-pass analog-to-digital converters. IEEE Trans. Appl. Supercond. 17(2), 442\u2013445 (2007). https:\/\/doi.org\/10.1109\/TASC.2007.898613","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR147","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2014.2379191","volume":"25","author":"MH Volkmann","year":"2015","unstructured":"Volkmann, M.H., Vernik, I.V., Mukhanov, O.A.: Wave-Pipelined eSFQ Circuits. IEEE Trans. Appl. Supercond. 25(3), 1\u20135 (2015). https:\/\/doi.org\/10.1109\/TASC.2014.2379191","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR148","doi-asserted-by":"publisher","DOI":"10.1109\/ASEMD.2015.7453574","author":"X Wei","year":"2015","unstructured":"Wei, X., Li, L.Y., Hai, W., Guo, F.Z., Zhen, W.: Fabrication and measurements of Nb\/Al-AlOx\/Nb tunnel junctions and DC SQUID. IEEE Int. Conf. Appl. Supercond. Electromag. Dev. (2015). https:\/\/doi.org\/10.1109\/ASEMD.2015.7453574","journal-title":"IEEE Int. Conf. Appl. Supercond. Electromag. Dev."},{"key":"114_CR149","unstructured":"Whiteley, S.R.: IC Design Software for Linux, OS X and Windows. http:\/\/www.wrcad.com (2018). Accessed 29 Oct 2021"},{"key":"114_CR150","doi-asserted-by":"publisher","unstructured":"Wong, A.D., Su, K., Hang, S., Fayyazi, A., Nazarian, S.: VeriSFQ - A Semi-formal Verification Framework and Benchmark for Single Flux Quantum Technology. 20th International Symposium on Quality Electronic Design (ISQED) 224\u2013230 (2019). https:\/\/doi.org\/10.1109\/ISQED.2019.8697701","DOI":"10.1109\/ISQED.2019.8697701"},{"issue":"5","key":"114_CR151","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2019.2904589","volume":"29","author":"Y Wu","year":"2019","unstructured":"Wu, Y., Ying, L., Li, G., et al.: Film stress influence on Nb\/Al-AlOx\/Nb Josephson junctions. IEEE Trans. Appl. Supercond. 29(5), 1\u20135 (2019). https:\/\/doi.org\/10.1109\/TASC.2019.2904589","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR152","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2016.2642056","volume":"27","author":"W Xiong","year":"2017","unstructured":"Xiong, W., Ying, L., Wu, Y., et al.: Development of Nb\/Al\u2013AlOx\/Nb tunnel junction for large-scale integrated digital circuits. IEEE Trans. Appl. Supercond. 27(4), 1\u20134 (2017). https:\/\/doi.org\/10.1109\/TASC.2016.2642056","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR153","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2018.2812737","volume":"28","author":"W Xiong","year":"2018","unstructured":"Xiong, W., Xu, W., Wu, Y., et al.: Measurement of specific capacitance for Nb\/Al\u2013AlOx\/Nb Josephson junctions in single-flux quantum circuit applications. IEEE Trans. Appl. Supercond. 28(4), 1\u20135 (2018). https:\/\/doi.org\/10.1109\/TASC.2018.2812737","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR154","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6668\/ac086e","author":"W Xu","year":"2021","unstructured":"Xu, W., Ying, L., Lin, Q., Ren, J., Wang, Z.: Design and implementation of bit-parallel rsfq shift register memories. Supercond. Sci. Technol. (2021). https:\/\/doi.org\/10.1088\/1361-6668\/ac086e","journal-title":"Supercond. Sci. Technol."},{"issue":"2","key":"114_CR155","doi-asserted-by":"publisher","first-page":"474","DOI":"10.1109\/TASC.2007.898606","volume":"17","author":"Y Yamanashi","year":"2007","unstructured":"Yamanashi, Y., Tanaka, M., Akimoto, A., Park, H., Kamiya, Y., Irie, N., Yoshikawa, N., Fujimaki, A., Terai, H., Hashimoto, Y.: Design and implementation of a pipelined bit-serial SFQ microprocessor, CORE1\u03b2. IEEE Trans. Appl. Supercond. 17(2), 474\u2013477 (2007). https:\/\/doi.org\/10.1109\/TASC.2007.898606","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"4","key":"114_CR156","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1587\/transele.E93.C.440","volume":"E93C","author":"Y Yamanashi","year":"2010","unstructured":"Yamanashi, Y., Kainuma, T., Yoshikawa, N., Kataeva, I., Akaike, H., Fujimaki, A., et al.: 100 ghz demonstrations based on the single-flux-quantum cell library for the 10 ka\/cm2 nb multi-layer process. IEICE Trans. Electron. E93C(4), 440\u2013444 (2010). https:\/\/doi.org\/10.1587\/transele.E93.C.440","journal-title":"IEICE Trans. Electron."},{"issue":"5","key":"114_CR157","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TASC.2021.3072002","volume":"31","author":"Y Yamazaki","year":"2021","unstructured":"Yamazaki, Y., Takeuchi, N., Yoshikawa, N.: A compact interface between adiabatic quantum-flux-parametron and rapid single-flux-quantum circuits. IEEE Trans. Appl. Supercond. 31(5), 1\u20135 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3072002","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR158","doi-asserted-by":"publisher","unstructured":"Yang, J.H., Tang, G.M., Qu, P.Y., Ye, X.C., Fan, D.R., Zhang, Z.M., Sun, N.H.: Logic Design of an 8-bit RSFQ Microprocessor. 2019 IEEE International Superconductive Electronics Conference (ISEC) 1\u20134 (2019).https:\/\/doi.org\/10.1109\/ISEC46533.2019.8990915","DOI":"10.1109\/ISEC46533.2019.8990915"},{"key":"114_CR159","doi-asserted-by":"publisher","unstructured":"Ying, L., Zhang, X., Niu, M., Ren, J., Peng, W., Meazawa, M., et al.: Development of multi-layer fabrication process for sfq large scale integrated digital circuits (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3065277","DOI":"10.1109\/TASC.2021.3065277"},{"issue":"2","key":"114_CR160","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1109\/TASC.2007.897399","volume":"17","author":"D Yohannes","year":"2007","unstructured":"Yohannes, D., Kirichenko, A., Sarwana, S., et al.: Parametric testing of HYPRES superconducting integrated circuit fabrication processes. IEEE Trans. Appl. Supercond. 17(2), 181\u2013186 (2007). https:\/\/doi.org\/10.1109\/TASC.2007.897399","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"3","key":"114_CR161","doi-asserted-by":"publisher","first-page":"1100405","DOI":"10.1109\/TASC.2014.2365562","volume":"25","author":"DT Yohannes","year":"2015","unstructured":"Yohannes, D.T., Hunt, R.T., Vivalda, J.A., et al.: Planarized, extendible, multilayer fabrication process for superconducting electronics. IEEE Trans. Appl. Supercond. 25(3), 1100405 (2015). https:\/\/doi.org\/10.1109\/TASC.2014.2365562","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR162","doi-asserted-by":"publisher","unstructured":"Yohannes, D., Sarwana, S., Tolpygo, S.K., et al.: Characterization of HYPRES' 4.5 kA\/cm(2) & 8 kA\/cm(2) Nb\/AlOx\/Nb fabrication processes. IEEE Trans. Appl. Supercond. 15(2) 90\u201393 (2005). https:\/\/doi.org\/10.1109\/TASC.2005.849701","DOI":"10.1109\/TASC.2005.849701"},{"key":"114_CR163","doi-asserted-by":"publisher","unstructured":"Yorozu, S., Kameda, Y., Terai, H., Fujimaki, A., Yamada, T., Tahara, S.: A single flux quantum standard logic cell library. Phys. C Supercond. Appl. 378(part-P2) 1471\u20131474 (2002). https:\/\/doi.org\/10.1016\/S0921-4534(02)01759-8","DOI":"10.1016\/S0921-4534(02)01759-8"},{"issue":"1","key":"114_CR164","doi-asserted-by":"publisher","first-page":"1098","DOI":"10.1109\/77.919539","volume":"11","author":"N Yoshikawa","year":"2001","unstructured":"Yoshikawa, N., Koshiyama, J.: Top-down rsfq logic design based on a binary decision diagram. IEEE Trans. Appl. Supercond. 11(1), 1098\u20131101 (2001). https:\/\/doi.org\/10.1109\/77.919539","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"1","key":"114_CR165","doi-asserted-by":"publisher","first-page":"735","DOI":"10.1109\/77.919450","volume":"11","author":"N Yoshikawa","year":"2001","unstructured":"Yoshikawa, N., Abe, T., Kato, Y., Hoshina, H.: Component development for a 16 gb\/s rsfq-cmos interface system. IEEE Trans. Appl. Supercond. 11(1), 735\u2013738 (2001). https:\/\/doi.org\/10.1109\/77.919450","journal-title":"IEEE Trans. Appl. Supercond."},{"issue":"2","key":"114_CR166","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1109\/TASC.2003.813892","volume":"13","author":"N Yoshikawa","year":"2003","unstructured":"Yoshikawa, N., Matsuzaki, F., Nakajima, N., Fujiwara, K., Yoda, K., Kawasaki, K.: Design and component test of a tiny processor based on the SFQ technology. IEEE Trans. Appl. Supercond. 13(2), 441\u2013445 (2003). https:\/\/doi.org\/10.1109\/TASC.2003.813892","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"114_CR167","doi-asserted-by":"publisher","first-page":"1101206","DOI":"10.1109\/TASC.2021.3069631","volume":"31","author":"X Zhang","year":"2021","unstructured":"Zhang, X., Ying, L., Niu, M., Zhang, H., Wang, Z.: Process control monitoring for fabrication technology of superconducting integrated circuits. IEEE Trans. Appl. Supercond. 31, 1101206 (2021). https:\/\/doi.org\/10.1109\/TASC.2021.3069631","journal-title":"IEEE Trans. Appl. Supercond."}],"container-title":["CCF Transactions on High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00114-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42514-022-00114-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42514-022-00114-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,9]],"date-time":"2022-09-09T11:46:28Z","timestamp":1662723988000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42514-022-00114-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":167,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,6]]}},"alternative-id":["114"],"URL":"https:\/\/doi.org\/10.1007\/s42514-022-00114-y","relation":{},"ISSN":["2524-4922","2524-4930"],"issn-type":[{"value":"2524-4922","type":"print"},{"value":"2524-4930","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]},"assertion":[{"value":"18 November 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 June 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 July 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}