{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:46:12Z","timestamp":1740181572741,"version":"3.37.3"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1007\/s42979-021-00497-9","type":"journal-article","created":{"date-parts":[[2021,2,19]],"date-time":"2021-02-19T07:08:45Z","timestamp":1613718525000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Towards Tolerating Soft Errors for Embedded Systems"],"prefix":"10.1007","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3390-6450","authenticated-orcid":false,"given":"Muhammad Sheikh","family":"Sadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Waseem","family":"Ahmed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"J\u00fcrjens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"497_CR1","doi-asserted-by":"publisher","first-page":"14078","DOI":"10.1109\/ACCESS.2018.2799852","volume":"6","author":"I Ghribi","year":"2018","unstructured":"Ghribi I, et al. R-codesign: codesign methodology for real-time reconfigurable embedded systems under energy constraints. IEEE Access. 2018;6:14078\u201392.","journal-title":"IEEE Access"},{"issue":"5s","key":"497_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3126553","volume":"16","author":"B Tan","year":"2017","unstructured":"Tan B, Biglari-Abhari M, Salcic Z. An automated security-aware approach for design of embedded systems on MPSoC. ACM Trans Embed Comput Syst. 2017;16(5s):1\u201320.","journal-title":"ACM Trans Embed Comput Syst"},{"issue":"1","key":"497_CR3","first-page":"35","volume":"32","author":"S Ahammed","year":"2017","unstructured":"Ahammed S, et al. Soft error tolerance using HVDQ (Horizontal-Vertical-Diagonal-Queen parity method). Comput Syst Sci Eng. 2017;32(1):35\u201347.","journal-title":"Comput Syst Sci Eng"},{"key":"497_CR4","unstructured":"Baumann R. Soft errors in commercial semiconductor technology: overview and scaling trends. In: IEEE 2002 reliability physics tutorial notes, reliability fundamentals, vol. 7 (2002)"},{"key":"497_CR5","doi-asserted-by":"crossref","unstructured":"Katoen J-P. Quantitative evaluation in embedded system design: trends in modeling and analysis techniques. In: 2008 design, automation and test in Europe, IEEE (2008)","DOI":"10.1109\/DATE.2008.4484665"},{"key":"497_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.micpro.2018.08.001","volume":"63","author":"LD Van Harten","year":"2018","unstructured":"Van Harten LD, Mousavi M, Jordans R, Pourshaghaghi HR. Determining the necessity of fault tolerance techniques in FPGA devices for space missions. Microprocess Microsyst. 2018;63:1\u201310.","journal-title":"Microprocess Microsyst"},{"key":"497_CR7","doi-asserted-by":"crossref","unstructured":"Pratt B, Caffrey M, Graham P, Morgan K, Wirthlin M. Improving FPGA design robustness with partial TMR. In: 2006 IEEE \u0131nternational reliability physics symposium proceedings, IEEE, pp. 226\u2013232 (2006)","DOI":"10.1109\/RELPHY.2006.251221"},{"issue":"12","key":"497_CR8","first-page":"1","volume":"9","author":"V Harten","year":"2018","unstructured":"Harten V, Khatri AR, Hayek A, B\u00f6rcs\u00f6k J. Validation of the proposed hardness analysis technique for FPGA designs to improve reliability and fault-tolerance. Int J Adv Comput Sci Appl. 2018;9(12):1\u20138.","journal-title":"Int J Adv Comput Sci Appl"},{"issue":"3","key":"497_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3053681","volume":"10","author":"C Gu","year":"2017","unstructured":"Gu C, Hanley N, O\u2019neill M. Improved reliability of FPGA-based PUF identification generator design. ACM Trans Reconfig Technol Syst. 2017;10(3):1\u201323.","journal-title":"ACM Trans Reconfig Technol Syst"},{"key":"497_CR10","doi-asserted-by":"publisher","first-page":"160","DOI":"10.1016\/j.micpro.2017.06.002","volume":"52","author":"J Anwer","year":"2017","unstructured":"Anwer J, Platzner M. Evaluating fault-tolerance of redundant FPGA structures using Boolean difference calculus. Microprocess Microsyst. 2017;52:160\u201372.","journal-title":"Microprocess Microsyst"},{"key":"497_CR11","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/3-540-45177-3_10","volume":"2677","author":"I Majzik","year":"2003","unstructured":"Majzik I, Pataricza A, Bondavalli A. Stochastic dependability analysis of system architecture based on UML models. Archit Depend Syst LNCS. 2003;2677:219\u2013219.","journal-title":"Archit Depend Syst LNCS"},{"issue":"1","key":"497_CR12","first-page":"377","volume":"26","author":"MS Sadi","year":"2010","unstructured":"Sadi MS, Myers DG, Sanchez CO, Jurjens J. Component criticality analysis to minimizing soft errors risk. Comput Syst Sci Eng. 2010;26(1):377\u201391.","journal-title":"Comput Syst Sci Eng"},{"issue":"8","key":"497_CR13","doi-asserted-by":"publisher","first-page":"1851","DOI":"10.1109\/TNS.2018.2813367","volume":"65","author":"C Weulersse","year":"2018","unstructured":"Weulersse C, et al. Contribution of thermal neutrons to soft error rate. IEEE Trans Nucl Sci. 2018;65(8):1851\u20137.","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"497_CR14","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1007\/s10853-017-1421-y","volume":"53","author":"D Jung","year":"2018","unstructured":"Jung D, Sharma A, Jung J. A review of soft errors and the low \u03b1-solder bumping process in 3-D packaging technology. J Mater Sci. 2018;53(1):47\u201365.","journal-title":"J Mater Sci"},{"issue":"6","key":"497_CR15","doi-asserted-by":"publisher","first-page":"2107","DOI":"10.1109\/TNS.2003.821820","volume":"50","author":"F Irom","year":"2003","unstructured":"Irom F, et al. Single-event upset in evolving commercial silicon-on-insulator microprocessor technologies. IEEE Trans Nucl Sci. 2003;50(6):2107\u201312.","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"497_CR16","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann RC. Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans Device Mater Reliab. 2005;5(3):305\u201316.","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"497_CR17","unstructured":"Mukherjee S, Emer J, Reinhardt SK. The soft error problem: an architectural perspective. In: 11th International symposium on high-performance computer architecture, IEEE (2005)"},{"key":"497_CR18","doi-asserted-by":"crossref","unstructured":"Park S, Li S, Mahlke S. Low cost transient fault protection using loop output prediction. In: 2018 48th Annual IEEE\/IFIP international conference on dependable systems and networks workshops (DSN-W), IEEE (2018)","DOI":"10.1109\/DSN-W.2018.00047"},{"key":"497_CR19","doi-asserted-by":"crossref","unstructured":"Mukherjee SS, Kontz M, Reinhardt SK. Detailed design and evaluation of redundant multi-threading alternatives. In Proceedings 29th annual international symposium on computer architecture, IEEE (2002)","DOI":"10.1145\/545214.545227"},{"issue":"6","key":"497_CR20","doi-asserted-by":"publisher","first-page":"2032","DOI":"10.1109\/TNS.1982.4336491","volume":"29","author":"S Diehl","year":"1982","unstructured":"Diehl S, et al. Error analysis and prevention of cosmic ion-induced soft errors in static CMOS RAMs. IEEE Trans Nucl Sci. 1982;29(6):2032\u20139.","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"497_CR21","doi-asserted-by":"publisher","first-page":"1679","DOI":"10.1109\/23.211353","volume":"39","author":"MN Liu","year":"1992","unstructured":"Liu MN. Low power SEU immune CMOS memory circuits. IEEE Trans Nucl Sci. 1992;39(6):1679\u201384.","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"497_CR22","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T. Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci. 1996;43(6):2874\u20138.","journal-title":"IEEE Trans Nucl Sci"},{"key":"497_CR23","doi-asserted-by":"crossref","unstructured":"Gomaa M et al. Transient-fault recovery for chip multiprocessors. In: 30th Annual international symposium on computer architecture, 2003. Proceedings of IEEE (2003)","DOI":"10.1145\/859618.859631"},{"issue":"2","key":"497_CR24","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1145\/1028176.1006725","volume":"32","author":"J Srinivasan","year":"2004","unstructured":"Srinivasan J, et al. The case for lifetime reliability-aware microprocessors. ACM SIGARCH Comput Archit News. 2004;32(2):276.","journal-title":"ACM SIGARCH Comput Archit News"},{"issue":"6","key":"497_CR25","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MM.2005.118","volume":"25","author":"MW Rashid","year":"2005","unstructured":"Rashid MW, et al. Power-efficient error tolerance in chip multiprocessors. IEEE Micro. 2005;25(6):60\u201370.","journal-title":"IEEE Micro"},{"key":"497_CR26","unstructured":"Bowles JB. An assessment of RPN prioritization in a failure modes effects and criticality analysis. In: Annual reliability and maintainability symposium, 2003, IEEE (2003)."},{"key":"497_CR27","unstructured":"Military Standard, US. Procedures for performing a failure mode, effects and criticality analysis. MIL-STD-1629A. 1980."},{"key":"497_CR28","unstructured":"Bowles JB. The new SAE FMECA standard. In: Annual reliability and maintainability symposium. 1998 Proceedings. International symposium on product quality and integrity, IEEE (1998)"},{"issue":"1","key":"497_CR29","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/TDSC.2004.2","volume":"1","author":"A Avizienis","year":"2004","unstructured":"Avizienis A, et al. Basic concepts and taxonomy of dependable and secure computing. IEEE Trans Depend Secure Comput. 2004;1(1):11\u201333.","journal-title":"IEEE Trans Depend Secure Comput"},{"issue":"3","key":"497_CR30","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1109\/TDMR.2005.858334","volume":"5","author":"HT Nguyen","year":"2005","unstructured":"Nguyen HT, et al. Chip-level soft error estimation method. IEEE Trans Device Mater Reliab. 2005;5(3):365\u201381.","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"6","key":"497_CR31","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1109\/TSE.2002.1010058","volume":"28","author":"SM Yacoub","year":"2002","unstructured":"Yacoub SM, Ammar HH. A methodology for architecture-level reliability risk analysis. IEEE Trans Softw Eng. 2002;28(6):529\u201347.","journal-title":"IEEE Trans Softw Eng"},{"key":"497_CR32","doi-asserted-by":"crossref","unstructured":"Wagner S, J\u00fcrjens J. Model-based identification of fault-prone components. In: European dependable computing conference, Springer (2005)","DOI":"10.1007\/11408901_32"},{"key":"497_CR33","doi-asserted-by":"publisher","first-page":"872","DOI":"10.1016\/j.ress.2005.09.005","volume":"91","author":"SM Hosseini","year":"2006","unstructured":"Hosseini SM, et al. Reprioritization of failures in a system failure mode and effects analysis by decision making trial and evaluation laboratory technique. Reliab Eng Syst Saf. 2006;91:872\u201381.","journal-title":"Reliab Eng Syst Saf"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-021-00497-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s42979-021-00497-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-021-00497-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,18]],"date-time":"2022-12-18T04:56:13Z","timestamp":1671339373000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s42979-021-00497-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,4]]}},"alternative-id":["497"],"URL":"https:\/\/doi.org\/10.1007\/s42979-021-00497-9","relation":{},"ISSN":["2662-995X","2661-8907"],"issn-type":[{"type":"print","value":"2662-995X"},{"type":"electronic","value":"2661-8907"}],"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"10 September 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 February 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 February 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Compliance with Ethical Standards"}},{"value":"On behalf of all authors, the corresponding author states that there is no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"101"}}