{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,17]],"date-time":"2025-05-17T05:13:32Z","timestamp":1747458812041,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T00:00:00Z","timestamp":1636588800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T00:00:00Z","timestamp":1636588800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["1852126"],"award-info":[{"award-number":["1852126"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"name":"College of Engineering, Tennessee Technological University"},{"name":"Center of Manufacturing Research, Tennessee Tech University"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1007\/s42979-021-00954-5","type":"journal-article","created":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T04:37:36Z","timestamp":1636605456000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["2L-3W: 2-Level 3-Way Hardware\u2013Software Co-verification for the Mapping of Convolutional Neural Network (CNN) onto FPGA Boards"],"prefix":"10.1007","volume":"3","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6199-6249","authenticated-orcid":false,"given":"Tolulope A.","family":"Odetola","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katie M.","family":"Groves","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yousufuddin","family":"Mohammed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faiq","family":"Khalid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Rafay","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,11,11]]},"reference":[{"key":"954_CR1","doi-asserted-by":"crossref","unstructured":"Zhang C, Li P, Sun G, Guan Y, Xiao B, Cong J. Optimizing FPGA-based accelerator design for deep convolutional neural networks. In: Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 161\u2013170 (2015). ACM.","DOI":"10.1145\/2684746.2689060"},{"key":"954_CR2","unstructured":"Odetola TA, Oderhohwo O, Hasan SR. A scalable multilabel classification to deploy deep learning architectures for edge devices. arXiv preprint 2019. http:\/\/arxiv.org\/abs\/1911.02098."},{"issue":"3","key":"954_CR3","first-page":"513","volume":"36","author":"C Wang","year":"2017","unstructured":"Wang C, Gong L, Yu Q, Li X, Xie Y, Zhou X. DLAU: a scalable deep learning accelerator unit on FPGA. IEEE Trans Comput Aided Des Integr Circuits Syst. 2017;36(3):513\u20137.","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"954_CR4","unstructured":"Odetola TA, Mohammed HR, Hasan, SR. A stealthy hardware trojan exploiting the architectural vulnerability of deep learning architectures: Input interception attack (iia). arXiv preprint 2019. http:\/\/arxiv.org\/abs\/1911.00783."},{"key":"954_CR5","doi-asserted-by":"crossref","unstructured":"Bacis M, Natale G, Del\u00a0Sozzo E, Santambrogio MD. A pipelined and scalable dataflow implementation of convolutional neural networks on fpga. In: 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 90\u201397 (2017). IEEE.","DOI":"10.1109\/IPDPSW.2017.44"},{"key":"954_CR6","doi-asserted-by":"publisher","first-page":"47509","DOI":"10.1109\/ACCESS.2019.2907865","volume":"7","author":"MT Hailesellasie","year":"2019","unstructured":"Hailesellasie MT, Hasan SR. Mulnet: a flexible CNN processor with higher resource utilization efficiency for constrained devices. IEEE Access. 2019;7:47509\u201324.","journal-title":"IEEE Access"},{"issue":"1","key":"954_CR7","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/TCAD.2017.2705069","volume":"37","author":"K Guo","year":"2017","unstructured":"Guo K, Sui L, Qiu J, Yu J, Wang J, Yao S, Han S, Wang Y, Yang H. Angel-Eye: a complete design flow for mapping CNN onto embedded FPGA. IEEE Trans Comput Aided Des Integr Circuits Syst. 2017;37(1):35\u201347.","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"954_CR8","doi-asserted-by":"crossref","unstructured":"Park J, Sung W. FPGA based implementation of deep neural networks using on-chip memory only. In: Acoustics, Speech and Signal Processing (ICASSP), 2016 IEEE International Conference On, pp. 1011\u20131015 (2016). IEEE.","DOI":"10.1109\/ICASSP.2016.7471828"},{"key":"954_CR9","doi-asserted-by":"crossref","unstructured":"Rastegari M, Ordonez V, Redmon J, Farhadi A. XNOR-net: Imagenet classification using binary convolutional neural networks. In: European Conference on Computer Vision, pp. 525\u2013542. Springer; 2016.","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"954_CR10","doi-asserted-by":"crossref","unstructured":"Zhang X, Ramachandran A, Zhuge C, He D, Zuo W, Cheng Z, Rupnow K, Chen D. Machine learning on fpgas to face the iot revolution. In: Proceedings of the 36th International Conference on Computer-Aided Design, pp. 819\u2013826. IEEE Press; 2017.","DOI":"10.1109\/ICCAD.2017.8203875"},{"key":"954_CR11","volume-title":"Electronic design automation: synthesis, verification, and test","author":"L-T Wang","year":"2009","unstructured":"Wang L-T, Chang Y-W, Cheng K-TT. Electronic design automation: synthesis, verification, and test. Burlington: Morgan Kaufmann; 2009."},{"issue":"11","key":"954_CR12","doi-asserted-by":"publisher","first-page":"5777","DOI":"10.1109\/TNNLS.2018.2808470","volume":"29","author":"W Xiang","year":"2018","unstructured":"Xiang W, Tran H-D, Johnson TT. Output reachable set estimation and verification for multilayer neural networks. IEEE Trans Neural Netw Learn Syst. 2018;29(11):5777\u201383.","journal-title":"IEEE Trans Neural Netw Learn Syst"},{"key":"954_CR13","doi-asserted-by":"crossref","unstructured":"Dwarakanath A, Ahuja M, Sikand S, Rao RM, Bose R, Dubash N, Podder S. Identifying implementation bugs in machine learning based image classifiers using metamorphic testing. In: Proceedings of the 27th ACM SIGSOFT International Symposium on Software Testing and Analysis, pp. 118\u2013128. ACM; 2018.","DOI":"10.1145\/3213846.3213858"},{"key":"954_CR14","doi-asserted-by":"crossref","unstructured":"Mu J, Zhang W, Liang H, Sinha S. A Collaborative Framework for FPGA-based CNN Design Modeling and Optimization. In: 2018 28th International Conference on Field Programmable Logic and Applications (FPL), pp. 139\u20131397. IEEE; 2018.","DOI":"10.1109\/FPL.2018.00032"},{"key":"954_CR15","doi-asserted-by":"crossref","unstructured":"Hao C, Zhang X, Li Y, Huang S, Xiong J, Rupnow K, Hwu W-m, Chen D. Fpga\/dnn co-design: an efficient design methodology for 1ot intelligence on the edge. In: 2019 56th ACM\/IEEE Design Automation Conference (DAC), pp. 1\u20136. IEEE; 2019.","DOI":"10.1145\/3316781.3317829"},{"key":"954_CR16","doi-asserted-by":"crossref","unstructured":"Park H, Lee C, Lee H, Yoo Y, Park Y, Kim I, Yi K.:Optimizing DCNN FPGA accelerator design for handwritten hangul character recognition: work-in-progress. In: Proceedings of the 2017 International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion, p. 11. ACM; 2017.","DOI":"10.1145\/3125501.3125522"},{"key":"954_CR17","doi-asserted-by":"crossref","unstructured":"O\u2019Loughlin D, Coffey A, Callaly F, Lyons D, Morgan F. Xilinx vivado high level synthesis: Case studies 2014.","DOI":"10.1049\/cp.2014.0713"},{"key":"954_CR18","unstructured":"Lacey G, Taylor GW, Areibi S. Deep learning on FPGAs: past, present, and future. arXiv preprint 2016. http:\/\/arxiv.org\/abs\/1602.04283."},{"key":"954_CR19","doi-asserted-by":"crossref","unstructured":"Jia Y, Shelhamer E, Donahue J, Karayev S, Long J, Girshick R, Guadarrama S, Darrell T. Caffe: Convolutional architecture for fast feature embedding. In: Proceedings of the 22nd ACM International Conference on Multimedia, pp. 675\u2013678. ACM; 2014.","DOI":"10.1145\/2647868.2654889"},{"key":"954_CR20","unstructured":"Guo Y, Yao A, Chen Y. Dynamic network surgery for efficient DNNs. In: Advances in neural information processing systems, 2016; pp. 1379\u20131387."},{"key":"954_CR21","doi-asserted-by":"crossref","unstructured":"Jan\u00dfen B, Wingender T, H\u00fcbner M. Hardware accelerator framework approach for dynamic partial reconfigurable overlays on xilinx pynq. Informatik 2017.","DOI":"10.1007\/978-3-319-78890-6_27"},{"key":"954_CR22","doi-asserted-by":"crossref","unstructured":"Jan\u00dfen B, Zimprich, P, H\u00fcbner M. A dynamic partial reconfigurable overlay concept for pynq. In: 2017 27th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20134. IEEE; 2017.","DOI":"10.23919\/FPL.2017.8056786"},{"key":"954_CR23","unstructured":"Xilinx: Python productivity for Zynq (Pynq) Documentation Release 2.2. https:\/\/buildmedia.readthedocs.org\/media\/pdf\/pynq\/latest\/pynq.pdf 2019."},{"key":"954_CR24","unstructured":"Johnson J. Using the AXI DMA in Vivado. 2014. http:\/\/www.fpgadeveloper.com\/2014\/08\/using-the-axi-dma-in-vivado.html."},{"key":"954_CR25","unstructured":"Xilinx: AXI DMA Controller. 2019. https:\/\/www.xilinx.com\/products\/intellectual-property\/axi_dma.html."},{"key":"954_CR26","unstructured":"Odetola TA, Mohammed Y. Similarity Map. 2020. https:\/\/github.com\/yousufm97\/similarity_maps."},{"key":"954_CR27","doi-asserted-by":"crossref","unstructured":"K\u00e4stner F, Jan\u00dfen B, Kautz F, H\u00fcbner M, Corradi G. Hardware\/software codesign for convolutional neural networks exploiting dynamic partial reconfiguration on pynq. In: 2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 154\u2013161. IEEE; 2018.","DOI":"10.1109\/IPDPSW.2018.00031"},{"key":"954_CR28","doi-asserted-by":"crossref","unstructured":"Han S, Liu X, Mao H, Pu J, Pedram A, Horowitz MA, Dally WJ. EIE: efficient inference engine on compressed deep neural network. In: Computer Architecture (ISCA), 2016 ACM\/IEEE 43rd Annual International Symposium On, pp. 243\u2013254. IEEE; 2016.","DOI":"10.1109\/ISCA.2016.30"},{"key":"954_CR29","doi-asserted-by":"crossref","unstructured":"Choi J, Irick KM, Hardin J, Qiu W, Yuille A, Sampson J, Narayanan V. Stochastic functional verification of DNN design through progressive virtual dataset generation. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135. IEEE; 2018.","DOI":"10.1109\/ISCAS.2018.8351686"},{"key":"954_CR30","unstructured":"Lee C-w. FPGA Accelerator for CNN using Vivado HLS. GitHub 2018."},{"key":"954_CR31","unstructured":"Evanczuk S. Get started with machine learning using readily available hardware and software. Digi-Key 2018."},{"key":"954_CR32","unstructured":"Xilinx: Accelerating DNNs with Xilinx Alveo Accelerator Cards. Xilinx 2018."}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-021-00954-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-021-00954-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-021-00954-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,10]],"date-time":"2022-01-10T18:42:42Z","timestamp":1641840162000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-021-00954-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,11]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1]]}},"alternative-id":["954"],"URL":"https:\/\/doi.org\/10.1007\/s42979-021-00954-5","relation":{},"ISSN":["2662-995X","2661-8907"],"issn-type":[{"type":"print","value":"2662-995X"},{"type":"electronic","value":"2661-8907"}],"subject":[],"published":{"date-parts":[[2021,11,11]]},"assertion":[{"value":"4 June 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 October 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 November 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"On behalf of all authors, the corresponding author states that there is no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"60"}}