{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:46:01Z","timestamp":1740181561063,"version":"3.37.3"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2022,12,2]],"date-time":"2022-12-02T00:00:00Z","timestamp":1669939200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,12,2]],"date-time":"2022-12-02T00:00:00Z","timestamp":1669939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"DOI":"10.1007\/s42979-022-01491-5","type":"journal-article","created":{"date-parts":[[2022,12,2]],"date-time":"2022-12-02T14:10:08Z","timestamp":1669990208000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Side-Channel Evaluation of On-chip Vdd Distribution Network with Decoupling Capacitance"],"prefix":"10.1007","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9950-2251","authenticated-orcid":false,"given":"Ravikumar","family":"Selvam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akhilesh","family":"Tyagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,12,2]]},"reference":[{"key":"1491_CR1","doi-asserted-by":"crossref","unstructured":"Kocher PC. Timing attacks on implementations of Diffie\u2013Hellman, RSA, DSS, and other systems. In: Advances in cryptology\u2014CRYPTO \u201996, 16th annual international cryptology conference, Santa Barbara, California, USA, August 18\u201322, 1996, Proceedings, 1996. p. 104\u201313.","DOI":"10.1007\/3-540-68697-5_9"},{"key":"1491_CR2","doi-asserted-by":"crossref","unstructured":"Chari S, Rao JR, Rohatgi P. Template attacks. In: Cryptographic hardware and embedded systems\u2014CHES 2002, 4th international workshop, Redwood Shores, CA, USA, August 13\u201315, 2002, revised papers; 2002. p. 13\u201328.","DOI":"10.1007\/3-540-36400-5_3"},{"key":"1491_CR3","doi-asserted-by":"crossref","unstructured":"Moradi A, Mischke O, Eisenbarth T. Correlation-enhanced power analysis collision attack. In: Cryptographic hardware and embedded systems, CHES 2010, 12th international workshop, Santa Barbara, CA, USA, August 17\u201320, 2010. Proceedings; 2010. p. 125\u201339.","DOI":"10.1007\/978-3-642-15031-9_9"},{"key":"1491_CR4","doi-asserted-by":"crossref","unstructured":"Coron JS, Kizhvatov I. An efficient method for random delay generation in embedded software. In: Cryptographic hardware and embedded systems\u2014CHES 2009, 11th international workshop, Lausanne, Switzerland, September 6\u20139, 2009, Proceedings; 2009. p. 156\u201370.","DOI":"10.1007\/978-3-642-04138-9_12"},{"key":"1491_CR5","doi-asserted-by":"crossref","unstructured":"Benini L, Galati A, Macii A, Macii E, Poncino M. Energy-efficient data scrambling on memory-processor interfaces. In: Proceedings of the 2003 international symposium on low power electronics and design, 2003, Seoul, Korea, August 25\u201327, 2003; 2003. p. 26\u20139.","DOI":"10.1145\/871506.871517"},{"key":"1491_CR6","doi-asserted-by":"crossref","unstructured":"Ishai Y, Sahai A, Wagner DA. Private circuits: Securing hardware against probing attacks. In: Advances in cryptology\u2014CRYPTO 2003, 23rd annual international cryptology conference, Santa Barbara, California, USA, August 17\u201321, 2003; 2003. p. 463\u201381.","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"1491_CR7","doi-asserted-by":"crossref","unstructured":"Nikova S, Rechberger C, Rijmen V. Threshold implementations against side-channel attacks and glitches. In: Information and communications security, 8th international conference, ICICS 2006, Raleigh, NC, USA, December 4\u20137, 2006, Proceedings; 2006. p. 529\u201345.","DOI":"10.1007\/11935308_38"},{"key":"1491_CR8","doi-asserted-by":"crossref","unstructured":"Selvam R, Tyagi A. Power side-channel resistance of RNS secure logic. In: 31st international conference on VLSI design and 17th international conference on embedded systems, VLSID 2018, Pune, India, January 6\u201310, 2018; 2018. p. 143\u20138.","DOI":"10.1109\/VLSID.2018.52"},{"key":"1491_CR9","doi-asserted-by":"crossref","unstructured":"Bucci M, Giancane L, Luzzi R, Trifiletti A. Three-phase dual-rail pre-charge logic. In: Cryptographic hardware and embedded systems\u2014CHES 2006, 8th international workshop, Yokohama, Japan, October 10\u201313, 2006, Proceedings; 2006. p. 232\u201341.","DOI":"10.1007\/11894063_19"},{"key":"1491_CR10","unstructured":"Tiri K, Verbauwhede I. A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: 2004 design, automation and test in Europe conference and exposition (DATE 2004), 16\u201320 February 2004, Paris, France; 2004. p. 246\u201351."},{"key":"1491_CR11","unstructured":"Tiri K, Verbauwhede I. Design method for constant power consumption of differential logic circuits. CoRR, abs\/0710.4756; 2007."},{"key":"1491_CR12","doi-asserted-by":"crossref","unstructured":"Selvam R, Tyagi A. Power distribution network capacitive decoupling for side-channel resistance. In: 2021 IEEE international symposium on smart electronic systems (iSES); 2021. p. 183\u20138.","DOI":"10.1109\/iSES52644.2021.00051"},{"key":"1491_CR13","doi-asserted-by":"crossref","unstructured":"Tang KT, Friedman EG. Transient IR voltage drops in CMOS-based power distribution networks. In: Proceedings of the 43rd IEEE Midwest symposium on circuits and systems (Cat.No.CH37144), vol.\u00a03; 2000. p. 1396\u20139.","DOI":"10.1109\/MWSCAS.2000.951474"},{"key":"1491_CR14","doi-asserted-by":"crossref","unstructured":"Mao J, Kim W, Choi S, Swaminathan M, Libous J, O\u2019connor D. Electromagnetic modelling of switching noise in on-chip power distribution networks. In: 8th international conference on electromagnetic interference and compatibility; 2003. p. 47\u201352.","DOI":"10.1109\/ICEMIC.2003.237781"},{"issue":"4","key":"1491_CR15","doi-asserted-by":"publisher","first-page":"1250","DOI":"10.1109\/TEMC.2022.3155471","volume":"64","author":"H Tanaka","year":"2022","unstructured":"Tanaka H, Matsushima T, Yano Y, Wada O. Compensating method of equivalent current sources of LSI-core macromodel considering voltage fluctuations in on-chip power distribution network. IEEE Trans Electromagn Compat. 2022;64(4):1250\u20136.","journal-title":"IEEE Trans Electromagn Compat."},{"key":"1491_CR16","doi-asserted-by":"crossref","unstructured":"Tang KT, Friedman EG. Simultaneous switching noise in on-chip CMOS power distribution networks. IEEE Trans Very Large Scale Integr (VLSI) Syst. 2002;10(4):487\u201393.","DOI":"10.1109\/TVLSI.2002.800533"},{"key":"1491_CR17","doi-asserted-by":"crossref","unstructured":"Joo J, Sun Y, Lee J, Kong S, Kang S, Song I, Hwang C. Modeling of power supply noise associated with package parasitics in an on-chip ldo regulator. In: 2021 IEEE international joint EMC\/SI\/PI and EMC Europe symposium; 2021. p. 395\u20139.","DOI":"10.1109\/EMC\/SI\/PI\/EMCEurope52599.2021.9559151"},{"key":"1491_CR18","doi-asserted-by":"crossref","unstructured":"Mayhew M, Muresan R. Modeling the effect of nmos gate capacitance in an on-chip decoupling capacitor paa countermeasure. In: 2014 IEEE 57th international Midwest symposium on circuits and systems (MWSCAS); 2014. p. 121\u20134.","DOI":"10.1109\/MWSCAS.2014.6908367"},{"issue":"1","key":"1491_CR19","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/TETC.2014.2303934","volume":"2","author":"M Mayhew","year":"2014","unstructured":"Mayhew M, Muresan R. On-chip nanoscale capacitor decoupling architectures for hardware security. IEEE Trans Emerg Top Comput. 2014;2(1):4\u201315.","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"1491_CR20","doi-asserted-by":"crossref","unstructured":"Dofe J, Yu Q. Exploiting PDN noise to thwart correlation power analysis attacks in 3d ics. In: Proceedings of the 20th system level interconnect prediction workshop, SLIP@DAC 2018, San Francisco, CA, USA, June 23, 2018; 2018. p. 6:1\u20136.","DOI":"10.1145\/3225209.3225212"},{"issue":"2","key":"1491_CR21","doi-asserted-by":"publisher","first-page":"769","DOI":"10.1109\/TCSI.2018.2872567","volume":"66","author":"F Kenarangi","year":"2019","unstructured":"Kenarangi F, Partin-Vaisband I. Exploiting machine learning against on-chip power analysis attacks: tradeoffs and design considerations. IEEE Trans Circuits Syst I Regul Pap. 2019;66(2):769\u201381.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"2","key":"1491_CR22","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/CJECE.2019.2949934","volume":"43","author":"R Muresan","year":"2020","unstructured":"Muresan R. On-chip CMOS self-decoupling battery cell system for security protection. Can J Electr Comput Eng. 2020;43(2):83\u201391.","journal-title":"Can J Electr Comput Eng"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-022-01491-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-022-01491-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-022-01491-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T21:48:32Z","timestamp":1728510512000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-022-01491-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,2]]},"references-count":22,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2023,1]]}},"alternative-id":["1491"],"URL":"https:\/\/doi.org\/10.1007\/s42979-022-01491-5","relation":{},"ISSN":["2661-8907"],"issn-type":[{"type":"electronic","value":"2661-8907"}],"subject":[],"published":{"date-parts":[[2022,12,2]]},"assertion":[{"value":"1 May 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 November 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 December 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Both authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Code availability"}},{"value":"RS and AT conceived, designed the experiments and wrote the paper; RS carried out the experiments and analyzed the data. Both authors have read and agreed to the published version of the manuscript.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Author contributions"}}],"article-number":"77"}}