{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T05:25:53Z","timestamp":1749533153533,"version":"3.37.3"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2022,12,27]],"date-time":"2022-12-27T00:00:00Z","timestamp":1672099200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,12,27]],"date-time":"2022-12-27T00:00:00Z","timestamp":1672099200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"DOI":"10.1007\/s42979-022-01546-7","type":"journal-article","created":{"date-parts":[[2022,12,27]],"date-time":"2022-12-27T15:03:36Z","timestamp":1672153416000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Sorter Design with Structured Low Power Techniques"],"prefix":"10.1007","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0032-481X","authenticated-orcid":false,"given":"P.","family":"Preethi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. G.","family":"Mohan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudeendra","family":"Kumar K.","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. K.","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,12,27]]},"reference":[{"key":"1546_CR1","doi-asserted-by":"crossref","unstructured":"Marcelino R, Neto HC, Cardoso JMP. Sorting Units for FPGA- Based Embedded Systems. In: Proc. IFIP Cong. Distributed Embedded Systems: Design, Middleware and Resources, 2008; 11\u201322.","DOI":"10.1007\/978-0-387-09661-2_2"},{"issue":"5","key":"1546_CR2","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1016\/j.micpro.2014.03.003","volume":"38","author":"V Sklyarov","year":"2014","unstructured":"Sklyarov V, Skliarova I. High-performance implementation of regular and easily scalable sorting networks on an FPGA. Elsevier J Microprocess Microsyst. 2014;38(5):470\u201384.","journal-title":"Elsevier J Microprocess Microsyst"},{"key":"1546_CR3","doi-asserted-by":"crossref","unstructured":"Alaparthi S, Gulati K, Khatri SP. Sorting binary numbers in hardware\u2014a novel algorithm and its implementation. In: 2009 IEEE International Symposium on Circuits and Systems, 2009, pp. 2225\u20132228.","DOI":"10.1109\/ISCAS.2009.5118240"},{"issue":"1","key":"1546_CR4","doi-asserted-by":"publisher","first-page":"732","DOI":"10.1109\/COMST.2015.2481183","volume":"18","author":"M Dayarathna","year":"2016","unstructured":"Dayarathna M, Wen Y, Fan R. Data center energy consumption modeling: a survey. IEEE Commun Surv Tutor. 2016;18(1):732\u201394.","journal-title":"IEEE Commun Surv Tutor"},{"issue":"1","key":"1546_CR5","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MM.2017.19","volume":"37","author":"B Falsafi","year":"2017","unstructured":"Falsafi B, Dally B, Singh D, Chiou D, Yi JJ, Sendag R. FPGAs versus GPUs in data centers. IEEE Micro. 2017;37(1):60\u201372.","journal-title":"IEEE Micro"},{"key":"1546_CR6","doi-asserted-by":"crossref","unstructured":"Preethi P, Mohan KG, Sudeendra Kumar K, Kamala Kanta Mahapatra. Low power sorters using clock gating. In: 7th IEEE International Symposium on Smart Electronic Systems (iSES-2021) 2021.","DOI":"10.1109\/iSES52644.2021.00015"},{"issue":"12","key":"1546_CR7","doi-asserted-by":"publisher","first-page":"1171","DOI":"10.1109\/TC.1983.1676178","volume":"32","author":"CD Thompson","year":"1983","unstructured":"Thompson CD. The VLSI complexity of sorting. IEEE Trans Comput. 1983;32(12):1171\u201384.","journal-title":"IEEE Trans Comput"},{"issue":"7","key":"1546_CR8","doi-asserted-by":"publisher","first-page":"1389","DOI":"10.1109\/TC.2012.108","volume":"62","author":"A Farmahini-Farahani","year":"2013","unstructured":"Farmahini-Farahani A, Duwe HJ III, Schulte MJ, Compton K. Modular design of high-throughput, low-latency sorting units. IEEE Trans Comput. 2013;62(7):1389\u2013402.","journal-title":"IEEE Trans Comput"},{"issue":"8","key":"1546_CR9","doi-asserted-by":"publisher","first-page":"1383","DOI":"10.1109\/TC.2017.2672966","volume":"66","author":"S Lin","year":"2017","unstructured":"Lin S, Chen P, Lin Y. Hardware design of low-power high-throughput sorting unit. IEEE Trans Comput. 2017;66(8):1383\u201395.","journal-title":"IEEE Trans Comput"},{"issue":"18","key":"1546_CR10","doi-asserted-by":"publisher","first-page":"1262","DOI":"10.1049\/el.2010.1568","volume":"46","author":"V Pedroni","year":"2010","unstructured":"Pedroni V, Jasinski RP, Pedroni RU. Panning sorter: an approach to the design of minimal-hardware parallel-input data sorters. Electron Lett. 2010;46(18):1262\u20133.","journal-title":"Electron Lett"},{"issue":"6","key":"1546_CR11","doi-asserted-by":"publisher","first-page":"1930","DOI":"10.1109\/TVLSI.2017.2661746","volume":"25","author":"S Abdel-Hafeez","year":"2017","unstructured":"Abdel-Hafeez S, Gordon-Ross A. An efficient O(N) comparison\u2212free sorting algorithm. IEEE Trans Very Large-Scale Integr VLSI Syst. 2017;25(6):1930\u201342.","journal-title":"IEEE Trans Very Large-Scale Integr VLSI Syst"},{"issue":"8","key":"1546_CR12","doi-asserted-by":"publisher","first-page":"1471","DOI":"10.1109\/TVLSI.2018.2822300","volume":"26","author":"MH Najafi","year":"2018","unstructured":"Najafi MH, Lilja DJ, Riedel MD, Bazargan K. Low- cost sorting network circuits using unary processing. IEEE Trans Very Large-Scale Integr VLSI Syst. 2018;26(8):1471\u201380.","journal-title":"IEEE Trans Very Large-Scale Integr VLSI Syst"},{"key":"1546_CR13","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1109\/MCE.2021.3076979","volume":"11","author":"A Norollah","year":"2021","unstructured":"Norollah A, Kazemi Z, Beitollahi H, Hely D. Hardware support for efficient and low-power data sorting in massive data application: the 3D sorting method. IEEE Consum Electron Mag. 2021;11:87\u201394.","journal-title":"IEEE Consum Electron Mag"},{"key":"1546_CR14","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71713-5","volume-title":"Low power design essentials","author":"JM Rabaey","year":"2009","unstructured":"Rabaey JM. Low power design essentials. Springer; 2009. (ISBN: 978-0-387-71712-8)."},{"key":"1546_CR15","unstructured":"Madaminov S. Comprehensive framework for sorting benchmarks. In: Proceedings of the VLDB 2019 PhD Workshop, California, August 26th, 2019."},{"key":"1546_CR16","first-page":"1","volume":"99","author":"A Norollah","year":"2019","unstructured":"Norollah A. RTHS: a low-cost high-performance real-time hardware sorter, using a multidimensional sorting algorithm. IEEE Trans Very Large Scale Integr VLSI Syst. 2019;99:1\u201313.","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"1546_CR17","doi-asserted-by":"crossref","unstructured":"Locharla GR, Kallur SK. Implementation of MIMO data reordering and scheduling methodologies for eight-parallel variable length multi-path delay commutator FFT\/IFFT. In: IET computers and design techniques, VDAT, 2016.","DOI":"10.1049\/iet-cdt.2015.0165"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-022-01546-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-022-01546-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-022-01546-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,27]],"date-time":"2022-12-27T15:06:17Z","timestamp":1672153577000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-022-01546-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,27]]},"references-count":17,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2023,3]]}},"alternative-id":["1546"],"URL":"https:\/\/doi.org\/10.1007\/s42979-022-01546-7","relation":{},"ISSN":["2661-8907"],"issn-type":[{"type":"electronic","value":"2661-8907"}],"subject":[],"published":{"date-parts":[[2022,12,27]]},"assertion":[{"value":"19 April 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 December 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 December 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"On behalf of all authors, the corresponding author states that there is no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}],"article-number":"129"}}