{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T09:01:26Z","timestamp":1765357286069,"version":"3.37.3"},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T00:00:00Z","timestamp":1673049600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T00:00:00Z","timestamp":1673049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"DOI":"10.1007\/s42979-022-01571-6","type":"journal-article","created":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T15:24:28Z","timestamp":1673105068000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Performance Analysis of FinFET-Based LVDS I\/O Receiver Architecture"],"prefix":"10.1007","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9232-5854","authenticated-orcid":false,"given":"Nanditha","family":"Maragowdanahalli Shivalingaiah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaya Prakash","family":"Anamanahalli Mariyappa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,1,7]]},"reference":[{"key":"1571_CR1","doi-asserted-by":"crossref","unstructured":"Diao Y, Tong X. Design of self-biased LVDS receiver for DAC in high-speed DDS systems. In: IEEE 2nd international conference on electronics and communication engineering, 2019.","DOI":"10.1109\/ICECE48499.2019.9058566"},{"key":"1571_CR2","doi-asserted-by":"crossref","unstructured":"Chacko BP, Christo Ananth ME. Analysis and design of low voltage low noise LVDS receiver. In: IOSR-JECE, 2014.","DOI":"10.2139\/ssrn.3018998"},{"key":"1571_CR3","doi-asserted-by":"publisher","first-page":"20171276","DOI":"10.1587\/elex.15.20171276","volume":"15","author":"HY Xu","year":"2018","unstructured":"Xu HY, Wang J, Lai JM. Design of a power efficient self-adaptive LVDS driver. IEICE Electron Express. 2018;15:20171276.","journal-title":"IEICE Electron Express"},{"key":"1571_CR4","doi-asserted-by":"crossref","unstructured":"Fan W, Li ZL, Xi JX. A 1.2 Gbps failsafe low jitter LVDS transmitter-receiver applied in CMOS image sensor. In: 7th international conference on modern circuits and systems technologies (MOCAST), 2018.","DOI":"10.1109\/MOCAST.2018.8376601"},{"issue":"1","key":"1571_CR5","doi-asserted-by":"publisher","first-page":"01055","DOI":"10.1088\/1748-0221\/10\/01\/C01055","volume":"10","author":"G Traversi","year":"2015","unstructured":"Traversi G, Bonacini S, De Canio F, Gaioni L, Kloukinas K, Manghisoni M, Ratti L, Re V. Design of low-power, low-voltage, differential I\/O links for high energy physics applications. J Instrum. 2015;10(1):01055.","journal-title":"J Instrum"},{"key":"1571_CR6","doi-asserted-by":"crossref","unstructured":"Jayshree VS, Chatterjee A. A methodology for designing LVDS interface system. In: Proceedings of the IEEE sixth international symposium on embedded computing and system design, Patna, India, 15\u201317 December 2016.","DOI":"10.1109\/ISED.2016.7977098"},{"key":"1571_CR7","doi-asserted-by":"crossref","unstructured":"Bai X, Zhao J, Zuo S, Zhou Y. A 2.5 Gbps, 10-lane, low-power, LVDS transceiver in 28 nm CMOS technology. 2019.","DOI":"10.3390\/electronics8030350"},{"key":"1571_CR8","doi-asserted-by":"crossref","unstructured":"Sat\u0142awa T, Drozd A, Kmon P. Design of the Ultrafast LVDS I\/O Interface in 40 nm CMOS Process. In: International conference \u201cmixed design of integrated circuits and systems\u201d, June 19\u201321, 2014.","DOI":"10.1109\/MIXDES.2014.6872185"},{"key":"1571_CR9","doi-asserted-by":"crossref","unstructured":"Marar HW, Abugharbieh K, Al-Tamimi A-K. A 1.8\u00a0V low power 5\u00a0Gbps PMOS-based LVDS output driver with good return loss performance. Analog Integr Circ Sig Process (2014)","DOI":"10.1007\/s10470-013-0224-6"},{"key":"1571_CR10","doi-asserted-by":"crossref","unstructured":"Sujatha K, Bhagirath TN, Garje KK. Design and simulation of high-speed comparator for LVDS receiver application. In: IEEE INDICON, 2015.","DOI":"10.1109\/INDICON.2015.7443604"},{"key":"1571_CR11","doi-asserted-by":"crossref","unstructured":"Traversi G, De Canio F, Liberali V, Stabile A. Design of LVDS Driver and Receiver in 28 nm CMOS Technology for Associative Memories. In: 2017 6th international conference on modern circuits and systems technologies (MOCAST).","DOI":"10.1109\/MOCAST.2017.7937618"},{"key":"1571_CR12","doi-asserted-by":"crossref","unstructured":"Xu Y, Sun T, Zhao F, Hu C. A Full-integrated LVDS Transceiver in 0.5m CMOS Technology. In: 2014 IEEE 9th conference on industrial electronics and applications (ICIEA).","DOI":"10.1109\/ICIEA.2014.6931436"},{"key":"1571_CR13","doi-asserted-by":"publisher","DOI":"10.17265\/1934-8975\/2015.12.008","author":"JB Kim","year":"2015","unstructured":"Kim JB. Design of a low-power CMOS LVDS I\/O interface circuit. J Energy Power Eng. 2015. https:\/\/doi.org\/10.17265\/1934-8975\/2015.12.008.","journal-title":"J Energy Power Eng"},{"key":"1571_CR14","doi-asserted-by":"crossref","unstructured":"Alqarni SA, Kamal AK. LVDS receiver with 7 mW consumption at 1.5 Gbps. In: 26th international conference on microelectronics (ICM), 2014.","DOI":"10.1109\/ICM.2014.7071842"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-022-01571-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-022-01571-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-022-01571-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T15:33:37Z","timestamp":1673105617000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-022-01571-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,7]]},"references-count":14,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2023,3]]}},"alternative-id":["1571"],"URL":"https:\/\/doi.org\/10.1007\/s42979-022-01571-6","relation":{},"ISSN":["2661-8907"],"issn-type":[{"type":"electronic","value":"2661-8907"}],"subject":[],"published":{"date-parts":[[2023,1,7]]},"assertion":[{"value":"17 November 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 December 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 January 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"No conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}],"article-number":"145"}}