{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T08:15:58Z","timestamp":1791015358537,"version":"4.1.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2023,1,4]],"date-time":"2023-01-04T00:00:00Z","timestamp":1672790400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,4]],"date-time":"2023-01-04T00:00:00Z","timestamp":1672790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"DOI":"10.1007\/s42979-022-01580-5","type":"journal-article","created":{"date-parts":[[2023,1,4]],"date-time":"2023-01-04T11:05:01Z","timestamp":1672830301000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":15,"title":["Implementation of Machine Learning in VLSI Integrated Circuit Design"],"prefix":"10.1007","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9991-5491","authenticated-orcid":false,"given":"S.","family":"Shreyanth","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4041-4243","authenticated-orcid":false,"given":"D. S.","family":"Harshitha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3377-7345","authenticated-orcid":false,"given":"S.","family":"Niveditha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,1,4]]},"reference":[{"key":"1580_CR1","doi-asserted-by":"crossref","unstructured":"Wang L, Luo M. Machine learning applications and opportunities in ic design flow. In: 2019 international symposium on VLSI design, automation and test (VLSI-DAT). 2019. p. 1\u20133. https:\/\/ieeexplore.ieee.org\/abstract\/document\/8742073. Accessed 29 June 2022.","DOI":"10.1109\/VLSI-DAT.2019.8742073"},{"key":"1580_CR2","unstructured":"Yi H, Shiyu S, Xiusheng D, Zhigang C. A study on deep neural networks framework. In: 2016 IEEE advanced information management, communicates, electronic and automation control conference (IMCEC). 2016. p. 1519\u201322. https:\/\/ieeexplore.ieee.org\/abstract\/document\/7867471. Accessed 30 June 2022."},{"key":"1580_CR3","unstructured":"Helbert JN. Handbook of VLSI microlithography. Cambridge University Press. 2001. https:\/\/books.google.co.in\/books?hl=en&lr=&id=kPIpg6plqnYC&oi=fnd&pg=PP2&dq=%09J.+N.+Helbert,+Handbook+of+VLSI+microlithography.+Cambridge+University+Press,+2001.&ots=RwlNZMqrXf&sig=YvpQ2TVv1StOQQSN3JZ3YSyeOIw&redir_esc=y#v=onepage&q=J.%20N.%20Helbert%2C%20Handbook%20of%20VLSI%20microlithography.%20Cambridge%20University%20Press%2C%202001.&f=false. Accessed 02 July 2022."},{"key":"1580_CR4","doi-asserted-by":"publisher","unstructured":"Lin Y, Pan DZ. Machine learning in physical verification, mask synthesis, and physical design. In: Machine learning in VLSI computer-aided design. Cham: Springer. 2019. p. 95\u2013115. https:\/\/doi.org\/10.1007\/978-3-030-04666-8_4. Accessed 04 July 2022.","DOI":"10.1007\/978-3-030-04666-8_4"},{"key":"1580_CR5","doi-asserted-by":"crossref","unstructured":"Zhuo C, Yu B, Gao D. Accelerating chip design with machine learning: From pre-silicon to post-silicon. In: 2017 30th IEEE international system-on-chip conference (SOCC). 2017. p. 227\u201332. https:\/\/ieeexplore.ieee.org\/abstract\/document\/8226046. Accessed 08 July 2022.","DOI":"10.1109\/SOCC.2017.8226046"},{"key":"1580_CR6","doi-asserted-by":"publisher","unstructured":"Shim S, Choi S, Shin Y. Machine learning for mask synthesis. In: Machine learning in VLSI computer-aided design. Springer. 2019. p. 69\u201393. https:\/\/doi.org\/10.1007\/978-3-030-04666-8_3. Accessed 12 July 2022.","DOI":"10.1007\/978-3-030-04666-8_3"},{"key":"1580_CR7","doi-asserted-by":"crossref","unstructured":"Chan TB, Kahng AB, Li J, Nath S. Optimization of overdrive signoff. In: 18th Asia and South Pacific design automation conference (ASP-DAC). 2013. IEEE. p. 344\u20139. https:\/\/ieeexplore.ieee.org\/abstract\/document\/6509619. Accessed 17 July 2022.","DOI":"10.1109\/ASPDAC.2013.6509619"},{"key":"1580_CR8","doi-asserted-by":"publisher","unstructured":"Bian S, Hiromoto M, Shintani M, Sato T. Lsta: learning-based static timing analysis for high-dimensional correlated on-chip variations. In: 2017 54th ACM\/EDAC\/IEEE design automation conference (DAC). 2017. p. 1\u20136. https:\/\/doi.org\/10.1145\/3061639.3062280. Accessed 25 July 2022.","DOI":"10.1145\/3061639"},{"key":"1580_CR9","doi-asserted-by":"publisher","unstructured":"Kahng AB. Machine learning applications in physical design: recent results and directions. In: Proceedings of the 2018 international symposium on physical design. 2018. p. 68\u201373. https:\/\/doi.org\/10.1145\/3177540.3177554. Accessed 02 Aug 2022.","DOI":"10.1145\/3177540.3177554"},{"key":"1580_CR10","unstructured":"Ward S, Ding D, Pan DZ. PADE: a high-performance placer with automatic datapath extraction and evaluation through high-dimensional data learning. In: DAC design automation conference. IEEE. 2012. p. 756\u201361. https:\/\/ieeexplore.ieee.org\/abstract\/document\/6241590. Accessed 05 Aug 2022."},{"key":"1580_CR11","doi-asserted-by":"crossref","unstructured":"Khailany B, Ren H, Dai S, Godil S, Keller B, Kirby R, Klinefelter A, Venkatesan R, Zhang Y, Catanzaro B, Dally WJ. Accelerating chip design with machine learning. IEEE Micro. 40(6):23\u201332. 2020. https:\/\/ieeexplore.ieee.org\/abstract\/document\/9205654. Accessed 11 Aug 2022.","DOI":"10.1109\/MM.2020.3026231"},{"key":"1580_CR12","doi-asserted-by":"crossref","unstructured":"Kahng AB. New directions for learning-based IC design tools and methodologies. In: 2018 23rd Asia and South Pacific design automation conference (ASP-DAC). IEEE. 2018. p. 405\u201310. https:\/\/ieeexplore.ieee.org\/abstract\/document\/8297357. Accessed 14 Aug 2022.","DOI":"10.1109\/ASPDAC.2018.8297357"},{"key":"1580_CR13","doi-asserted-by":"crossref","unstructured":"Xie Z, Huang Y-H, Fang G-Q, Ren H, Fang S-Y, Chen Y, Hu J. RouteNet: routability prediction for mixed-size designs using convolutional neural network. In: IEEE\/ACM international conference on computer-aided design (ICCAD). 2018. p. 1\u20138. https:\/\/ieeexplore.ieee.org\/abstract\/document\/8587655. Accessed 18 Aug 2022.","DOI":"10.1145\/3240765.3240843"},{"key":"1580_CR14","doi-asserted-by":"crossref","unstructured":"Qi Z, Cai Y, Zhou Q. Accurate prediction of detailed routing congestion using supervised data learning. In: 2014 IEEE 32nd international conference on computer design (ICCD). 2014. p. 97\u2013103. https:\/\/ieeexplore.ieee.org\/abstract\/document\/6974668. Accessed 24 Sept 2022.","DOI":"10.1109\/ICCD.2014.6974668"},{"key":"1580_CR15","doi-asserted-by":"crossref","unstructured":"Chan WJ, Du Y, Kahng AB, Nath S, Samadi K. Beol stack-aware routability prediction from placement using data mining techniques. In: 2016 IEEE 34th international conference on computer design (ICCD). 2016. p. 41\u20138. https:\/\/ieeexplore.ieee.org\/abstract\/document\/7753259. Accessed 27 Sept 2022.","DOI":"10.1109\/ICCD.2016.7753259"},{"key":"1580_CR16","doi-asserted-by":"crossref","unstructured":"Kirby R, Godil S, Roy R, Catanzaro B. Congestionnet: routing congestion prediction using deep graph neural networks. In: IFIP\/IEEE 27th international conference on very large-scale integration (VLSI-SoC). 2019. p. 217\u201322.https:\/\/ieeexplore.ieee.org\/abstract\/document\/8920342. Accessed 23 Aug 2022.","DOI":"10.1109\/VLSI-SoC.2019.8920342"},{"key":"1580_CR17","doi-asserted-by":"crossref","unstructured":"Kahng AB, Luo M, Nath S. SI for free: machine learning of interconnect coupling delay and transition effects. In: ACM\/IEEE international workshop on system level interconnect prediction (SLIP). 2015. p. 1\u20138. https:\/\/ieeexplore.ieee.org\/abstract\/document\/7171706. Accessed 29 Aug 2022.","DOI":"10.1109\/SLIP.2015.7171706"},{"key":"1580_CR18","doi-asserted-by":"crossref","unstructured":"Fagot C, Girard P, Landrault C. On using machine learning for logic BIST. In: Proceedings international test conference. 1997. p. 338\u201346. https:\/\/ieeexplore.ieee.org\/document\/639635. Accessed 02 Sept 2022.","DOI":"10.1109\/TEST.1997.639635"},{"key":"1580_CR19","doi-asserted-by":"crossref","unstructured":"Yu B, Pan DZ, Matsunawa T, Zeng X. Machine learning and pattern matching in physical design. In: The 20th Asia and South Pacific design automation conference. 2015. p. 286\u201393. IEEE. https:\/\/www.cerc.utexas.edu\/utda\/publications\/C168.pdf. Accessed 13 Sept 2022.","DOI":"10.1109\/ASPDAC.2015.7059020"},{"key":"1580_CR20","doi-asserted-by":"crossref","unstructured":"Agrawal VD, Kime CR, Saluja KK. A tutorial on built-in self-test, part 1: principles. Des Test Comput IEEE. 10(1):73\u201382. 1993. https:\/\/ieeexplore.ieee.org\/abstract\/document\/199807. Accessed 17 Sept 2022.","DOI":"10.1109\/54.199807"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-022-01580-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-022-01580-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-022-01580-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T12:52:39Z","timestamp":1728651159000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-022-01580-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,4]]},"references-count":20,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2023,3]]}},"alternative-id":["1580"],"URL":"https:\/\/doi.org\/10.1007\/s42979-022-01580-5","relation":{},"ISSN":["2661-8907"],"issn-type":[{"value":"2661-8907","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1,4]]},"assertion":[{"value":"7 November 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 December 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 January 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"On behalf of all authors, the corresponding author states that there is no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"137"}}