{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T23:13:40Z","timestamp":1771456420894,"version":"3.50.1"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2023,6,30]],"date-time":"2023-06-30T00:00:00Z","timestamp":1688083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,6,30]],"date-time":"2023-06-30T00:00:00Z","timestamp":1688083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"DOI":"10.1007\/s42979-023-01864-4","type":"journal-article","created":{"date-parts":[[2023,6,30]],"date-time":"2023-06-30T10:02:51Z","timestamp":1688119371000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Designing of Energy-Efficient Approximate Multiplier Circuit for Processing Unit of IoT Devices"],"prefix":"10.1007","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7997-1771","authenticated-orcid":false,"given":"Pooja","family":"Choudhary","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6852-0227","authenticated-orcid":false,"given":"Lava","family":"Bhargava","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5336-2684","authenticated-orcid":false,"given":"Ashok Kumar","family":"Suhag","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,6,30]]},"reference":[{"key":"1864_CR1","doi-asserted-by":"crossref","unstructured":"Gao M, Qu G. A novel approximate computing based security primitive for the Internet of Things. In2017 IEEE International Symposium on Circuits and Systems (ISCAS) 2017 May 28 (pp. 1\u20134). IEEE.","DOI":"10.1109\/ISCAS.2017.8050360"},{"key":"1864_CR2","doi-asserted-by":"crossref","unstructured":"Chippa, Vinay K., et al. Analysis and characterization of inherent application resilience for approximate computing. Proceedings of the 50th Annual Design Automation Conference. 2013.","DOI":"10.1145\/2463209.2488873"},{"key":"1864_CR3","doi-asserted-by":"crossref","unstructured":"May D, Stechele W. Voltage over-scaling in sequential circuits for approximate computing. 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS). IEEE, 2016.","DOI":"10.1109\/DTIS.2016.7483887"},{"key":"1864_CR4","doi-asserted-by":"publisher","DOI":"10.1016\/j.cie.2022.108792","volume":"174","author":"P Choudhary","year":"2022","unstructured":"Choudhary P, Bhargava L, Fujita M, Singh V, Suhag AK. Approximating arithmetic circuits for IoT devices data processing. Comput Ind Eng. 2022;174: 108792.","journal-title":"Comput Ind Eng"},{"key":"1864_CR5","unstructured":"Venkataramani, Swagath, et al. SALSA: systematic logic synthesis of approximate circuits. DAC Design Automation Conference 2012. IEEE, 2012."},{"key":"1864_CR6","doi-asserted-by":"crossref","unstructured":"Nepal, K, Li, Y, Bahar, RI, Reda, S. ABACUS: a technique for automated behavioral synthesis of approximate computing circuits. De- sign, Automation and Test in Europe Conference & Exhibition (DATE), Dresden, 2014, pp. 1\u20136.","DOI":"10.7873\/DATE.2014.374"},{"key":"1864_CR7","doi-asserted-by":"crossref","unstructured":"Venkatesan, R, Agarwal, A, Roy K, Raghunathan, A. MACACO: modeling and analysis of circuits for approximate computing. IEEE\/ACM International Conference on Computer-Aided Design (IC- CAD), San Jose, CA, 2011, pp. 667\u2013673.","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"1864_CR8","doi-asserted-by":"publisher","unstructured":"Ranjan, A, Raha, A, Venkataramani, S, Roy, K, Raghunathan, A. ASLAN: synthesis of approximate sequential circuits. Design, Automa- tion Test in Europe Conference & Exhibition (DATE), Dresden, 2014, pp. 1\u20136. https:\/\/doi.org\/10.7873\/DATE.2014.377","DOI":"10.7873\/DATE.2014.377"},{"key":"1864_CR9","unstructured":"Ce\u0161ka M, Matya\u0161 J, Mrazek V, Sekanina, L, Vasicek, Z, Vojnar, T. Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Irvine, CA, pp. 416\u2013423."},{"key":"1864_CR10","doi-asserted-by":"publisher","first-page":"46","DOI":"10.2197\/ipsjtsldm.7.46","volume":"7","author":"S Jo","year":"2014","unstructured":"Jo S, Matsumoto T, Fujita M. SAT-based automatic rectification and debugging of combinational circuits with LUT Insertions. IPSJ Transact Syst LSI Design Methodol. 2014;7:46\u201355.","journal-title":"IPSJ Transact Syst LSI Design Methodol"},{"key":"1864_CR11","unstructured":"Vinod GU, et al. LUT-based circuit approximation with targeted error guarantees.\u00a02020 IEEE 29th Asian Test Symposium (ATS). IEEE, 2020."},{"key":"1864_CR12","doi-asserted-by":"crossref","unstructured":"Choudhary P, Bhargava L, Fujita M, Singh V. Synthesis of LUT based approximating adder circuits with formal error guarantees. In International Symposium on VLSI Design and Test, pp. 435\u2013449. Springer, Cham, 2022","DOI":"10.1007\/978-3-031-21514-8_36"},{"key":"1864_CR13","first-page":"3487","volume":"66","author":"P Choudhary","year":"2022","unstructured":"Choudhary P, Bhargava L, Singh V, Suhag AK. Approximate computing: evolutionary methods for functional approximation of digital circuits. Mater Today. 2022;66:3487\u201392.","journal-title":"Mater Today"},{"issue":"1","key":"1864_CR14","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2012","unstructured":"Gupta V, et al. Low-power digital signal processing using approximate adders. IEEE Transact Comput-Aided Design Integrated Circuits Syst. 2012;32(1):124\u201337.","journal-title":"IEEE Transact Comput-Aided Design Integrated Circuits Syst"},{"key":"1864_CR15","doi-asserted-by":"crossref","unstructured":"Mahdiani HR, Ahmadi A, Fakhraie, SM, Lucas, C. Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 4, pp. 850\u2013862, Apr. 2010.","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"1864_CR16","doi-asserted-by":"crossref","unstructured":"Zhu, N, Goh, WL, Wang, G, Yeo, KS. Enhanced low-power high-speed adder for error-tolerant application. In Proc. ISIC, Nov. 2010, pp. 69\u201372.","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"1864_CR17","doi-asserted-by":"crossref","unstructured":"Kahng AB, Kang S. Accuracy-configurable adder for approximate arithmetic designs. In DAC, pages 820\u2013825, 2012.","DOI":"10.1145\/2228360.2228509"},{"key":"1864_CR18","doi-asserted-by":"crossref","unstructured":"Choudhary P, Bhargava L, Singh V. Approximate adder circuits: a comparative analysis and evaluation. In: Proceedings of the International Conference on Paradigms of Computing, Communication and Data Sciences: PCCDS 2022 2023 Feb 24 (pp. 519\u2013533). Springer Nature Singapore, Singapore","DOI":"10.1007\/978-981-19-8742-7_42"},{"issue":"4","key":"1864_CR19","doi-asserted-by":"publisher","first-page":"512","DOI":"10.1109\/TEC.1962.5219391","volume":"EC-11","author":"JN Mitchell","year":"1962","unstructured":"Mitchell JN. Computer multiplication and division using binary logarithms. IRE Transact Electronic Comput. 1962;EC-11(4):512\u20137.","journal-title":"IRE Transact Electronic Comput"},{"issue":"10","key":"1864_CR20","doi-asserted-by":"publisher","first-page":"1333","DOI":"10.1109\/12.166611","volume":"41","author":"YC Lim","year":"1992","unstructured":"Lim YC. Single-precision multiplier with reduced circuit complexity for signal processing applications. IEEE Trans Comput. 1992;41(10):1333\u20136.","journal-title":"IEEE Trans Comput"},{"key":"1864_CR21","doi-asserted-by":"crossref","unstructured":"Wu Y, Chen C, Xiao W, Wang X, Wen C, Han J, Yin X, Qian W, Zhuo C. A Survey on approximate multiplier designs for energy efficiency: from algorithms to circuits. arXiv preprint arXiv:2301.12181. 2023 Jan 28.","DOI":"10.1145\/3610291"},{"issue":"9","key":"1864_CR22","doi-asserted-by":"publisher","first-page":"2856","DOI":"10.1109\/TCSI.2018.2792902","volume":"65","author":"W Liu","year":"2018","unstructured":"Liu W, Jiahua Xu, Wang D, Wang C, Montuschi P, Lombardi F. Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. IEEE Trans Circuits Syst I Regul Pap. 2018;65(9):2856\u201368.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"1864_CR23","doi-asserted-by":"crossref","unstructured":"Shafique M, Hafiz R, Rehman S, El-Harouni W, Henkel J. Invited: cross-layer approximate computing: from logic to architectures. In 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pages 1\u20136, 2016.","DOI":"10.1145\/2897937.2906199"},{"key":"1864_CR24","doi-asserted-by":"crossref","unstructured":"Snigdha FS, Sengupta D, Hu J, Sapatnekar SS. Optimal design of JPEG hardware under the approximate computing paradigm. In 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pages 1\u20136. IEEE, 2016.","DOI":"10.1145\/2897937.2898057"},{"key":"1864_CR25","doi-asserted-by":"publisher","first-page":"60438","DOI":"10.1109\/ACCESS.2018.2875376","volume":"6","author":"I Hammad","year":"2018","unstructured":"Hammad I, El-Sankary K. Impact of approximate multipliers on VGG deep learning network. IEEE Access. 2018;6:60438\u201344.","journal-title":"IEEE Access"},{"key":"1864_CR26","doi-asserted-by":"crossref","unstructured":"Osta M, Ibrahim A, Chible H, Valle M. Approximate multipliers based on inexact adders for energy efficient data processing. 2017 New Generation of CAS (NGCAS), Genova, 2017, pp.125-128.","DOI":"10.1109\/NGCAS.2017.41"},{"key":"1864_CR27","doi-asserted-by":"crossref","unstructured":"Muley VS, Tom A, Vigneswaran T. Design of Baugh Wooley and Wallace tree multiplier using two phase clocked adibatic static CMOS logic. In2015 International Conference on Industrial Instrumentation and Control (ICIC) 2015 May 28 (pp. 1178\u20131183). IEEE.","DOI":"10.1109\/IIC.2015.7150926"},{"key":"1864_CR28","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1002\/9781119792079.ch10","volume":"9","author":"P Choudhary","year":"2021","unstructured":"Choudhary P, Bhargava L, Suhag AK, Choudhary M, Singh S. An era of internet of things leads to smart cities initiatives towards urbanization. Digital Cities Roadmap. 2021;9:319\u201350.","journal-title":"Digital Cities Roadmap"},{"key":"1864_CR29","unstructured":"Clifford Wolf. The Yosys Open SYnthesis Suite. http:\/\/www.clifford.at\/yosys\/"},{"key":"1864_CR30","unstructured":"Berkeley Logic Synthesis and Verification Group, \u201cABC: A System for Sequential Synthesis and Verification,\u201d http:\/\/www.eecs.berkeley.edu\/\u223calanmi\/abc\/."},{"key":"1864_CR31","doi-asserted-by":"publisher","first-page":"34463","DOI":"10.1007\/s11042-021-11832-w","volume":"81","author":"A Roy","year":"2022","unstructured":"Roy A, Bandopadhaya S, Chandra S, et al. Removal of impulse noise for multimedia-IoT applications at gateway level. Multimed Tools Appl. 2022;81:34463\u201380.","journal-title":"Multimed Tools Appl"},{"key":"1864_CR32","doi-asserted-by":"crossref","unstructured":"Choudhary P, Bhargava L, Suhag AK. LUT-based arithmetic circuit approximation with formal guarantee on worst case relative error. IEEEXplore. LATS 2023. (In printing).","DOI":"10.1109\/LATS58125.2023.10154494"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-023-01864-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-023-01864-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-023-01864-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,16]],"date-time":"2023-12-16T05:08:48Z","timestamp":1702703328000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-023-01864-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,30]]},"references-count":32,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2023,9]]}},"alternative-id":["1864"],"URL":"https:\/\/doi.org\/10.1007\/s42979-023-01864-4","relation":{},"ISSN":["2661-8907"],"issn-type":[{"value":"2661-8907","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,30]]},"assertion":[{"value":"15 March 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 April 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 June 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}},{"value":"This article does not contain any studies with human participants or animals performed by any of the authors.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}],"article-number":"506"}}