{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,13]],"date-time":"2023-10-13T08:41:36Z","timestamp":1697186496036},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T00:00:00Z","timestamp":1697068800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T00:00:00Z","timestamp":1697068800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"DOI":"10.1007\/s42979-023-02223-z","type":"journal-article","created":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T13:02:21Z","timestamp":1697115741000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design and Development of Novel Refresh Technique for Gain Cell Embedded DRAM"],"prefix":"10.1007","volume":"4","author":[{"given":"Chintam","family":"Shravan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaleem","family":"Fatima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. Chandra","family":"Sekhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,10,12]]},"reference":[{"key":"2223_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-031-13295-7","volume-title":"Main memory management on relational database systems","author":"PM Alvarez","year":"2022","unstructured":"Alvarez PM, Ayala ML, Cisneros SO. The memory system. In: Alvarez PM, Ayala ML, Cisneros SO, editors. Main memory management on relational database systems. Cham: Springer International Publishing; 2022. p. 1\u201311."},{"key":"2223_CR2","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/978-3-319-76096-4_6","volume-title":"Bits on chips","author":"H Veendrick","year":"2019","unstructured":"Veendrick H. Memory circuits and IP. In: Veendrick H, editor. Bits on chips. Cham: Springer International Publishing; 2019. p. 99\u2013123."},{"key":"2223_CR3","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1007\/s10470-020-01587-z","volume":"106","author":"H Bazzi","year":"2021","unstructured":"Bazzi H, Harb A, Aziza H, Moreau M, Kassem A. RRAM-based non-volatile SRAM cell architectures for ultra-low-power applications. Analog Integr Circ Sig Process. 2021;106:351\u201361.","journal-title":"Analog Integr Circ Sig Process"},{"key":"2223_CR4","first-page":"1","volume":"15","author":"T Chen","year":"2021","unstructured":"Chen T, Liu H, Liao X, Jin H. Resource abstraction and data placement for distributed hybrid memory pool. Front Comp Sci. 2021;15:1\u201311.","journal-title":"Front Comp Sci"},{"key":"2223_CR5","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/978-3-030-70312-7_4","volume-title":"Mixed-signal embedded systems design: a hands-on guide to the cypress PSoC","author":"EH Currie","year":"2021","unstructured":"Currie EH. Embedded system processing and I\/O protocols. In: Currie EH, editor. Mixed-signal embedded systems design: a hands-on guide to the cypress PSoC. Cham: Springer International Publishing; 2021. p. 121\u201345."},{"key":"2223_CR6","doi-asserted-by":"publisher","first-page":"101648","DOI":"10.1016\/j.sysarc.2019.101648","volume":"100","author":"SS Manohar","year":"2019","unstructured":"Manohar SS, Kapoor HK. Dynamic reconfiguration of embedded-DRAM caches employing zero data detection based refresh optimisation. J Syst Archit. 2019;100:101648.","journal-title":"J Syst Archit"},{"issue":"1","key":"2223_CR7","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1007\/s10825-020-01594-3","volume":"20","author":"D Chatterjee","year":"2021","unstructured":"Chatterjee D, Kottantharayil A. A TiO 2 S\/D n-channel FD-SOI MOSFET-based zero capacitor random access memory device. J Comput Electron. 2021;20(1):527\u201336.","journal-title":"J Comput Electron"},{"key":"2223_CR8","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1016\/B978-0-12-820758-1.00015-7","volume-title":"DRAM circuit and process technology. In semiconductor memories and systems","author":"D-H Kim","year":"2022","unstructured":"Kim D-H, Kwon H-J, Bae S-J. DRAM circuit and process technology. In semiconductor memories and systems. Sawston: Woodhead Publishing; 2022. p. 87\u2013117."},{"key":"2223_CR9","doi-asserted-by":"publisher","first-page":"102868","DOI":"10.1016\/j.micpro.2019.102868","volume":"71","author":"G Singh","year":"2019","unstructured":"Singh G, Chelini L, Corda S, Awan AJ, Stuijk S, Jordans R, Corporaal H, Boonstra A-J. Near-memory computing: past, present, and future. Microprocess Microsyst. 2019;71:102868.","journal-title":"Microprocess Microsyst"},{"key":"2223_CR10","doi-asserted-by":"crossref","unstructured":"B Frankel, E Sarfati, D Rossi, S Wimer. Energy efficiency of opportunistic refreshing for Gain-Cell Embedded DRAM. IEEE Transactions on Circuits and Systems I: Regular Papers. 2022.","DOI":"10.1109\/TCSI.2022.3231866"},{"key":"2223_CR11","doi-asserted-by":"crossref","unstructured":"S Pradeep, B Dappuri. FPGA based area efficient implementation of DDR SDRAM memory controller using verilog HDL. 2022; 352\u2013356.","DOI":"10.1049\/icp.2022.0646"},{"issue":"12","key":"2223_CR12","doi-asserted-by":"publisher","first-page":"4804","DOI":"10.1109\/TCSI.2020.2998582","volume":"67","author":"T Noy","year":"2020","unstructured":"Noy T, Teman A. Design of a refresh-controller for GC-eDRAM based FIFOs. IEEE Trans Circuits Syst I Regul Pap. 2020;67(12):4804\u201317.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"2349\u20133585","key":"2223_CR13","first-page":"133","volume":"6","author":"S Latti","year":"2016","unstructured":"Latti S. Design and implementation of DDR SDRAM controller for embedded processors. Int J Res Dev Technol. 2016;6(2349\u20133585):133.","journal-title":"Int J Res Dev Technol"},{"key":"2223_CR14","doi-asserted-by":"publisher","first-page":"104781","DOI":"10.1016\/j.mejo.2020.104781","volume":"101","author":"O Harel","year":"2020","unstructured":"Harel O, Nachum Y, Giterman R. Replica bit-line technique for internal refresh in logic-compatible gain-cell embedded DRAM. Microelectron J. 2020;101:104781.","journal-title":"Microelectron J"},{"key":"2223_CR15","doi-asserted-by":"crossref","unstructured":"W Wang, H Sang, X Shen. Hidden refresh scheme for dual-port gain cell eDRAM. In MIPPR 2015: Multispectral Image Acquisition, Processing, and Analysis, vol. 9811, pp. 199\u2013205. SPIE, 2015.","DOI":"10.1117\/12.2205735"},{"key":"2223_CR16","doi-asserted-by":"publisher","first-page":"105831","DOI":"10.1109\/ACCESS.2021.3099970","volume":"9","author":"R Golman","year":"2021","unstructured":"Golman R, Nachum N, Cohen T, Giterman R, Teman A. Refresh algorithm for ensuring 100% memory availability in gain-cell embedded DRAM macros. IEEE Access. 2021;9:105831\u201340.","journal-title":"IEEE Access"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-023-02223-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-023-02223-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-023-02223-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T13:12:57Z","timestamp":1697116377000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-023-02223-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,12]]},"references-count":16,"journal-issue":{"issue":"6","published-online":{"date-parts":[[2023,11]]}},"alternative-id":["2223"],"URL":"https:\/\/doi.org\/10.1007\/s42979-023-02223-z","relation":{},"ISSN":["2661-8907"],"issn-type":[{"value":"2661-8907","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10,12]]},"assertion":[{"value":"23 July 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 August 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 October 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"No conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}],"article-number":"786"}}