{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T08:07:45Z","timestamp":1761898065881,"version":"3.44.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T00:00:00Z","timestamp":1752451200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T00:00:00Z","timestamp":1752451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"DOI":"10.1007\/s42979-025-04062-6","type":"journal-article","created":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T14:23:54Z","timestamp":1752503034000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Design and Analysis of Low Power Reversible Majority Logic-Based Adder\/Subtractor Circuits with Parallel Computing Optimization"],"prefix":"10.1007","volume":"6","author":[{"given":"Vidya Sagar","family":"Potharaju","sequence":"first","affiliation":[]},{"given":"V.","family":"Saminadan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,7,14]]},"reference":[{"key":"4062_CR1","doi-asserted-by":"publisher","first-page":"1293","DOI":"10.12785\/ijcds\/1001116","volume":"10","author":"P Upender","year":"2021","unstructured":"Upender P, Vardhini PAH, Prakasam V. Performance analysis and development of printed circuit microstrip patch antenna with proximity coupled feed at 4.3 GHz (C-band) with linear polarization for altimeter application. Int J Comput Digit Syst. 2021;10:1293\u2013304. https:\/\/doi.org\/10.12785\/ijcds\/1001116.","journal-title":"Int J Comput Digit Syst"},{"key":"4062_CR2","doi-asserted-by":"publisher","unstructured":"Kiran Kumar D, Shankar V, Vittal K. (2019). A new robust design of dual-rail checker in QCA technology, capable of testing digital electronics circuit. Proceedings of the 2nd International Conference on Smart Systems and Inventive Technology, ICSSIT 2019, 759-763. https:\/\/doi.org\/10.1109\/ICSSIT46314.2019.8987797","DOI":"10.1109\/ICSSIT46314.2019.8987797"},{"key":"4062_CR3","first-page":"91","volume-title":"International conference on information and communication technology for intelligent systems","author":"R Ranjan","year":"2024","unstructured":"Ranjan R, Sharma MK, Sharma R. Optimization implementation of combinational arithmetic units using reversible logic. In: International conference on information and communication technology for intelligent systems. Singapore: Springer Nature Singapore; 2024. p. 91\u2013103."},{"key":"4062_CR4","doi-asserted-by":"publisher","first-page":"102761","DOI":"10.1016\/j.rineng.2024.102761","volume":"23","author":"F Zahoor","year":"2024","unstructured":"Zahoor F, Jaber RA, Isyaku UB, Sharma T, Bashir F, Abbas H, Hanif M. Design implementations of ternary logic systems: a critical review. Results Eng. 2024;23:102761.","journal-title":"Results Eng"},{"issue":"7","key":"4062_CR5","doi-asserted-by":"publisher","first-page":"1200","DOI":"10.1007\/s11082-024-07164-2","volume":"56","author":"V Magesh","year":"2024","unstructured":"Magesh V, Shirisha J, Lavanya K, Hossain M. Design and analysis of all-optical reversible adder and subtractor using silicon microring resonator. Opt Quant Electron. 2024;56(7):1200.","journal-title":"Opt Quant Electron"},{"key":"4062_CR6","first-page":"101036","volume":"32","author":"M Patidar","year":"2024","unstructured":"Patidar M, Kumar DA, William P, Loganathan GB, Billah AM, Manikandan G. Optimized design and investigation of novel reversible toffoli and peres gates using QCA techniques. Measurement: Sensors. 2024;32:101036.","journal-title":"Measurement: Sensors"},{"key":"4062_CR7","doi-asserted-by":"crossref","unstructured":"Bhuvaneswari, V., & Yuvaraj, S. (2024). Enhanced Qca Design: Innovative Xor Gate and Optimized Circuits for Binary to Gray Code Conversion and Vedic Multiplication.","DOI":"10.21203\/rs.3.rs-3857127\/v1"},{"issue":"22","key":"4062_CR8","doi-asserted-by":"publisher","first-page":"e40446","DOI":"10.1016\/j.heliyon.2024.e40446","volume":"10","author":"F Fouladinia","year":"2024","unstructured":"Fouladinia F, Gholami M, Karimi P. New tile-based circuits converting BCD code to gray, excess-3, and aiken codes in quantum-dot cellular automata (QCA) nanotechnology. Heliyon. 2024;10(22):e40446.","journal-title":"Heliyon"},{"key":"4062_CR9","first-page":"102289","volume":"100","author":"R Kannan","year":"2025","unstructured":"Kannan R, Vidhya K. PDQRRFF: poisson-distributed quantum random reversible flip flop generator for BIST. Integration. 2025;100:102289.","journal-title":"Integration"},{"key":"4062_CR10","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2024.2321989","author":"H Lin","year":"2024","unstructured":"Lin H, Chen D, An D, Ahmed Alyousuf FQ. Design and analysis of a new fault-tolerant QCA-based nano-scale circuit for morphological operations in image processing. IETE J Res. 2024. https:\/\/doi.org\/10.1080\/03772063.2024.2321989.","journal-title":"IETE J Res"},{"key":"4062_CR11","doi-asserted-by":"publisher","first-page":"102103","DOI":"10.1016\/j.vlsi.2023.102103","volume":"94","author":"H Chugh","year":"2024","unstructured":"Chugh H, Singh S. Efficient co-planar adder designs in quantum dot cellular automata: Energy and cost optimization with crossover elimination. Integration. 2024;94:102103.","journal-title":"Integration"},{"key":"4062_CR12","first-page":"1","volume-title":"2024 10th international conference on electrical energy systems (ICEES)","author":"AS Kumar","year":"2024","unstructured":"Kumar AS, Kumar KC, Siddhesh U, Bhavani G, Harshitha G, Niharika G. An efficient 8-bit adder\/subtractor design utilizing reversible logic techniques. In: 2024 10th international conference on electrical energy systems (ICEES). IEEE; 2024. p. 1\u20135."},{"key":"4062_CR13","doi-asserted-by":"publisher","first-page":"472","DOI":"10.1109\/ICSSEECC61126.2024.10649482","volume-title":"2024 international conference on smart systems for electrical electronics, communication and computer engineering (ICSSEECC)","author":"S Padmapriya","year":"2024","unstructured":"Padmapriya S, Sarveshware S, Harini KS, RM RV. Sustainable low-power ALU and multiplexer based AI accelerator design and optimization using cadence. In: 2024 international conference on smart systems for electrical electronics, communication and computer engineering (ICSSEECC). IEEE; 2024. p. 472\u20137."},{"issue":"2","key":"4062_CR14","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1080\/00207217.2023.2289483","volume":"112","author":"S Siliveri","year":"2025","unstructured":"Siliveri S, Reddy NSS. Design and optimization of reversible arithmetic unit using modified gate diffusion input logic. Int J Electron. 2025;112(2):197\u2013217.","journal-title":"Int J Electron"},{"key":"4062_CR15","doi-asserted-by":"publisher","first-page":"835","DOI":"10.1109\/TVLSI.2024.3370176","volume":"32","author":"L Luo","year":"2024","unstructured":"Luo L, Li B, Wang L, Tan J, Duan S, Zhu C. Reconfigurable stateful logic circuit with Cu\/CuI\/Pt memristors for in-memory computing. IEEE Trans Very Large Scale Integr Syst. 2024;32:835.","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"1","key":"4062_CR16","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1007\/s11082-023-05597-9","volume":"56","author":"A Kulkarni","year":"2024","unstructured":"Kulkarni A, Haghparast M, Kaushik BK. Optimization and performance investigation of 1-toffoli gate quantum full adders for spin-torque-based n-qubit architecture. Opt Quant Electron. 2024;56(1):14.","journal-title":"Opt Quant Electron"},{"key":"4062_CR17","doi-asserted-by":"publisher","first-page":"23808","DOI":"10.1109\/ACCESS.2024.3364384","volume":"12","author":"Y Ali","year":"2024","unstructured":"Ali Y, Xia Y, Manzoor T, Ali S, Abouhawwash M, Askar SS, Ma R. Efficient hardware realization of SC polar decoders using compound pipelined processing units and auxiliary registers. IEEE Access. 2024;12:23808\u201326.","journal-title":"IEEE Access"},{"issue":"3","key":"4062_CR18","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1007\/s10836-024-06123-9","volume":"40","author":"A Rashid","year":"2024","unstructured":"Rashid A, Gauhar A, Hasan O, Abed SE, Ahmad I. Formal verification of universal numbers using theorem proving. J Electron Test. 2024;40(3):329\u201345.","journal-title":"J Electron Test"},{"key":"4062_CR19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3455997","author":"S Sajadimanesh","year":"2024","unstructured":"Sajadimanesh S, Rad HA, Faye JPL, Atoofian E. Inexact quantum square root circuit for NISQ devices. IEEE Access. 2024. https:\/\/doi.org\/10.1109\/ACCESS.2024.3455997.","journal-title":"IEEE Access"},{"key":"4062_CR20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3463184","author":"X Zhang","year":"2024","unstructured":"Zhang X, Wei Y, Li M, Tian J, Wang Z. HRCIM-NTT: an efficient compute-in-memory NTT accelerator with hybrid-redundant numbers. IEEE Trans Circuits Syst I: Regul Papers. 2024. https:\/\/doi.org\/10.1109\/TCSI.2024.3463184.","journal-title":"IEEE Trans Circuits Syst I: Regul Papers"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-025-04062-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-025-04062-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-025-04062-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,7]],"date-time":"2025-09-07T08:53:33Z","timestamp":1757235213000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-025-04062-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,14]]},"references-count":20,"journal-issue":{"issue":"6","published-online":{"date-parts":[[2025,8]]}},"alternative-id":["4062"],"URL":"https:\/\/doi.org\/10.1007\/s42979-025-04062-6","relation":{},"ISSN":["2661-8907"],"issn-type":[{"type":"electronic","value":"2661-8907"}],"subject":[],"published":{"date-parts":[[2025,7,14]]},"assertion":[{"value":"19 August 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 May 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 July 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not Applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not Applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Informed Consent"}},{"value":"Not Applicable.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Research Involving Human and \/or Animals Participants"}}],"article-number":"645"}}