{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T16:22:20Z","timestamp":1783700540312,"version":"3.55.0"},"reference-count":72,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T00:00:00Z","timestamp":1771286400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T00:00:00Z","timestamp":1771286400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["SN COMPUT. SCI."],"DOI":"10.1007\/s42979-026-04799-8","type":"journal-article","created":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T10:04:16Z","timestamp":1771322656000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Harnessing the Power of LLMs for Enhancing Hardware Security"],"prefix":"10.1007","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-7726-8032","authenticated-orcid":false,"given":"Sudipta","family":"Paria","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,2,17]]},"reference":[{"key":"4799_CR1","doi-asserted-by":"publisher","DOI":"10.1145\/3643681","author":"S Thakur","year":"2024","unstructured":"Thakur S, Ahmad B, Pearce H, Tan B, Dolan-Gavitt B, Karri R, et al. VeriGen: A Large Language Model for Verilog Code Generation. ACM Trans Des Autom Electron Syst. 2024. https:\/\/doi.org\/10.1145\/3643681.","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"4799_CR2","doi-asserted-by":"publisher","unstructured":"Blocklove J, Garg S, Karri R, Pearce H. Chip-Chat: Challenges and Opportunities in Conversational Hardware Design. In: 2023 ACM\/IEEE 5th Workshop on Machine Learning for CAD (MLCAD), 2023;pp.1\u20136 https:\/\/doi.org\/10.1109\/MLCAD58807.2023.10299874","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"4799_CR3","unstructured":"Chang K, Wang Y, Ren H, Wang M, Liang S, Han Y, Li H, Li X. ChipGPT: How far are we from natural language hardware design 2023."},{"key":"4799_CR4","doi-asserted-by":"publisher","unstructured":"He Z, Wu H, Zhang X, Yao X, Zheng S, Zheng H, Yu B. ChatEDA: A Large Language Model Powered Autonomous Agent for EDA. In: 2023 ACM\/IEEE 5th Workshop on Machine Learning for CAD (MLCAD), 2023;1\u20136 https:\/\/doi.org\/10.1109\/MLCAD58807.2023.10299852","DOI":"10.1109\/MLCAD58807.2023.10299852"},{"key":"4799_CR5","doi-asserted-by":"publisher","unstructured":"Liu S, Fang W, Lu Y, Zhang Q, Zhang H, Xie Z. Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution. In: 2024 IEEE LLM Aided Design Workshop (LAD), 2024;1\u20135 https:\/\/doi.org\/10.1109\/LAD62341.2024.10691788","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"4799_CR6","doi-asserted-by":"publisher","unstructured":"Kande R, Pearce H, Tan B, Dolan-Gavitt B, Thakur S, Karri R, Rajendran J. (Security) Assertions by Large Language Models. IEEE Transactions on Information Forensics and Security, 2024;1\u20131 https:\/\/doi.org\/10.1109\/TIFS.2024.3372809","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"4799_CR7","unstructured":"Orenes-Vera M, Martonosi M, Wentzlaff D. Using LLMs to Facilitate Formal Verification of RTL 2023."},{"key":"4799_CR8","doi-asserted-by":"crossref","unstructured":"Fang W, Li M, Li M, Yan Z, Liu S, Zhang H, Xie Z. AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs 2024.","DOI":"10.1109\/LAD62341.2024.10691792"},{"key":"4799_CR9","unstructured":"Meng X, Srivastava A, Arunachalam A, Ray A, Silva PH, Psiakis R, Makris Y, Basu K. Unlocking Hardware Security Assurance: The Potential of LLMs 2023."},{"key":"4799_CR10","unstructured":"Ankireddy DR, Paria S, Dasgupta A, Ray S, Bhunia S. LASA: Enhancing SoC Security Verification with LLM-Aided Property Generation 2025. https:\/\/arxiv.org\/abs\/2506.17865"},{"key":"4799_CR11","doi-asserted-by":"publisher","unstructured":"Ayalasomayajula A, Guo R, Zhou J, Saha SK, Farahmandi F. LASP: LLM Assisted Security Property Generation for SoC Verification. In: 2024 ACM\/IEEE 6th Symposium on Machine Learning for CAD (MLCAD), 2024;1\u20137 https:\/\/doi.org\/10.1109\/MLCAD62225.2024.10740198","DOI":"10.1109\/MLCAD62225.2024.10740198"},{"key":"4799_CR12","doi-asserted-by":"publisher","unstructured":"Ahmad B, Thakur S, Tan B, Karri R, Pearce H. On Hardware Security Bug Code Fixes By Prompting Large Language Models. IEEE Transactions on Information Forensics and Security, 2024;1\u20131 https:\/\/doi.org\/10.1109\/TIFS.2024.3374558","DOI":"10.1109\/TIFS.2024.3374558"},{"key":"4799_CR13","doi-asserted-by":"publisher","unstructured":"Fu W, Yang K, Dutta RG, Guo X, Qu G. LLM4SecHW: Leveraging Domain-Specific Large Language Model for Hardware Debugging. In: 2023 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), 2023;1\u20136 https:\/\/doi.org\/10.1109\/AsianHOST59942.2023.10409307","DOI":"10.1109\/AsianHOST59942.2023.10409307"},{"key":"4799_CR14","doi-asserted-by":"publisher","first-page":"133755","DOI":"10.1109\/ACCESS.2025.3592030","volume":"13","author":"R Kumar Kundu","year":"2025","unstructured":"Kumar Kundu R, Khalil K, Garcia E, Grassia E, Calyam P, Hoque KA. PEARL: An Adaptive and Explainable Hardware Trojan Detection Using Open Source and Enterprise Large Language Models. IEEE Access. 2025;13:133755\u201372. https:\/\/doi.org\/10.1109\/ACCESS.2025.3592030.","journal-title":"IEEE Access"},{"key":"4799_CR15","doi-asserted-by":"publisher","unstructured":"Wan GW, Wong SZ, Liu D, Wang X. Assessment of Pre-Trained Large Language Models for Hardware Trojan Detection in RTL Designs. In: 2024 IEEE LLM Aided Design Workshop (LAD), 2024;1\u20131 https:\/\/doi.org\/10.1109\/LAD62341.2024.10691751","DOI":"10.1109\/LAD62341.2024.10691751"},{"key":"4799_CR16","unstructured":"Faruque MO, Jamieson P, Patooghy A, Badawy AHA. TrojanWhisper: Evaluating Pre-trained LLMs to Detect and Localize Hardware Trojans 2024. https:\/\/arxiv.org\/abs\/2412.07636"},{"key":"4799_CR17","doi-asserted-by":"publisher","unstructured":"Nair M, Sadhukhan R, Pearce H, Mukhopadhyay D, Karri R. Netlist Whisperer: AI and NLP Fight Circuit Leakage! In: Proceedings of the 2023 Workshop on Attacks and Solutions in Hardware Security. ASHES \u201923, 2023;83\u201392. Association for Computing Machinery, New York, NY, USA https:\/\/doi.org\/10.1145\/3605769.3623989 .","DOI":"10.1145\/3605769.3623989"},{"issue":"6","key":"4799_CR18","doi-asserted-by":"publisher","first-page":"1110","DOI":"10.1109\/TVLSI.2024.3390601","volume":"32","author":"A Srivastava","year":"2024","unstructured":"Srivastava A, Das S, Choudhury N, Psiakis R, Silva PH, Pal D, et al. SCAR: power side-channel analysis at RTL level. IEEE Trans Very Large Scale Int (VLSI) Syst. 2024;32(6):1110\u201323. https:\/\/doi.org\/10.1109\/TVLSI.2024.3390601.","journal-title":"IEEE Trans Very Large Scale Int (VLSI) Syst"},{"key":"4799_CR19","doi-asserted-by":"publisher","unstructured":"Paria S, Gaikwad P, Dasgupta A, Bhunia S. LATENT: Leveraging Automated Test Pattern Generation for Hardware Trojan Detection. In: 2024 IEEE 33rd Asian Test Symposium (ATS), 2024;1\u20136 https:\/\/doi.org\/10.1109\/ATS64447.2024.10915238","DOI":"10.1109\/ATS64447.2024.10915238"},{"key":"4799_CR20","volume-title":"Hardware Security: A Hands-on Learning Approach","author":"S Bhunia","year":"2018","unstructured":"Bhunia S, Tehranipoor M. Hardware Security: A Hands-on Learning Approach. 1st ed. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc.; 2018.","edition":"1"},{"issue":"2","key":"4799_CR21","doi-asserted-by":"publisher","first-page":"15","DOI":"10.3390\/cryptography4020015","volume":"4","author":"M Randolph","year":"2020","unstructured":"Randolph M, Diehl W. Power side-channel attack analysis: A review of 20 years of study for the layman. Cryptography. 2020;4(2):15. https:\/\/doi.org\/10.3390\/cryptography4020015.","journal-title":"Cryptography"},{"key":"4799_CR22","unstructured":"The MITRE Corporation (MITRE), CWE VIEW: Hardware Design 2019. https:\/\/cwe.mitre.org\/data\/definitions\/1194.html"},{"key":"4799_CR23","doi-asserted-by":"publisher","unstructured":"Paria S, Dasgupta A, Bhunia S. DiSPEL: A Framework for SoC Security Policy Synthesis and Distributed Enforcement. In: 2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2024;271\u2013281 https:\/\/doi.org\/10.1109\/HOST55342.2024.10545407","DOI":"10.1109\/HOST55342.2024.10545407"},{"key":"4799_CR24","doi-asserted-by":"publisher","unstructured":"Liu M, Pinckney N, Khailany B, Ren H. VerilogEval: Evaluating Large Language Models for Verilog Code Generation. In: 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023;1\u20138 https:\/\/doi.org\/10.1109\/ICCAD57390.2023.10323812","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"4799_CR25","unstructured":"Thakur S, Blocklove J, Pearce H, Tan B, Garg S, Karri R. AutoChip: Automating HDL Generation Using LLM Feedback 2023."},{"key":"4799_CR26","doi-asserted-by":"publisher","unstructured":"Qiu R, Zhang GL, Drechsler R, Schlichtmann U, Li B. Autobench: Automatic testbench generation and evaluation using llms for hdl design. In: Proceedings of the 2024 ACM\/IEEE International Symposium on Machine Learning for CAD. MLCAD \u201924. Association for Computing Machinery, New York, NY, USA 2024. https:\/\/doi.org\/10.1145\/3670474.3685956 .","DOI":"10.1145\/3670474.3685956"},{"key":"4799_CR27","doi-asserted-by":"crossref","unstructured":"Cui F, Yin C, Zhou K, Xiao Y, Sun G, Xu Q, Guo Q, Song D, Lin D, Zhang X, Liang Y. OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection 2024. https:\/\/arxiv.org\/abs\/2407.16237","DOI":"10.1145\/3676536.3676830"},{"key":"4799_CR28","doi-asserted-by":"publisher","unstructured":"Fu Y, Zhang Y, Yu Z, Li S, Ye Z, Li C, Wan C, Lin YC. GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models. In: 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023;1\u20139 https:\/\/doi.org\/10.1109\/ICCAD57390.2023.10323953","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"4799_CR29","unstructured":"RapidGPT: Your Ultimate HDL Pair-Designer. Primis AI. Accessed: 2024-04 2024. https:\/\/primis.ai\/docs"},{"key":"4799_CR30","unstructured":"Liu M, et al. ChipNeMo: Domain-Adapted LLMs for Chip Design 2024."},{"key":"4799_CR31","unstructured":"Zhao Y, Zhang H, Huang H, Yu Z, Zhao J. MAGE: A Multi-Agent Engine for Automated RTL Code Generation 2024. https:\/\/arxiv.org\/abs\/2412.07822"},{"key":"4799_CR32","unstructured":"Islam M, Sami H, Gaillardon PE, Tenace V. EDA-Aware RTL Generation with Large Language Models 2024. https:\/\/arxiv.org\/abs\/2412.04485"},{"key":"4799_CR33","doi-asserted-by":"publisher","unstructured":"Yu Z, Liu M, Zimmer M, Celine Y, Liu Y, Ren H. Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems. In: 2025 IEEE International Conference on LLM-Aided Design (ICLAD), 2025;37\u201343 https:\/\/doi.org\/10.1109\/ICLAD65226.2025.00013","DOI":"10.1109\/ICLAD65226.2025.00013"},{"key":"4799_CR34","doi-asserted-by":"crossref","unstructured":"Gadde DN, Radhakrishna KK, Viswambharan VN, Kumar A, Lettnin D, Kunz W, Simon S. Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification 2025. https:\/\/arxiv.org\/abs\/2507.02660","DOI":"10.1109\/SBCCI66862.2025.11218681"},{"key":"4799_CR35","doi-asserted-by":"publisher","unstructured":"Lu Y, Liu S, Zhang Q, Xie Z. RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model. In: 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024;722\u2013727 https:\/\/doi.org\/10.1109\/ASP-DAC58780.2024.10473904","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"4799_CR36","doi-asserted-by":"publisher","unstructured":"Afsharmazayejani R, Shahmiri MM, Link P, Pearce H, Tan B. Toward Hardware Security Benchmarking of LLMs. In: 2024 IEEE LLM Aided Design Workshop (LAD), 2024;1\u20137 https:\/\/doi.org\/10.1109\/LAD62341.2024.10691745","DOI":"10.1109\/LAD62341.2024.10691745"},{"key":"4799_CR37","doi-asserted-by":"publisher","unstructured":"Ranga S, Mao R, Bhattacharjee D, Cambria E, Chattopadhyay A. RTL Agent: An Agent-Based Approach for Functionally Correct HDL Generation via LLMs. In: 2024 IEEE 33rd Asian Test Symposium (ATS), 2024; 1\u20136 https:\/\/doi.org\/10.1109\/ATS64447.2024.10915277","DOI":"10.1109\/ATS64447.2024.10915277"},{"key":"4799_CR38","doi-asserted-by":"publisher","unstructured":"Ankireddy DR, Paria S, Dasgupta A, Ray S, Bhunia S. LASSO: LLM-Aided Security Property Generation for Assertion-based SoC Verification. In: 2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD), 2025;1\u201310 https:\/\/doi.org\/10.1109\/MLCAD65511.2025.11189178","DOI":"10.1109\/MLCAD65511.2025.11189178"},{"key":"4799_CR39","doi-asserted-by":"publisher","unstructured":"Orenes-Vera M, Manocha A, Wentzlaff D, Martonosi M. AutoSVA: Democratizing Formal Verification of RTL Module Interactions. In: 2021 58th ACM\/IEEE Design Automation Conference (DAC), 2021;535\u2013540 https:\/\/doi.org\/10.1109\/DAC18074.2021.9586118","DOI":"10.1109\/DAC18074.2021.9586118"},{"key":"4799_CR40","doi-asserted-by":"crossref","unstructured":"Maddala K, Mali B, Karfa C. LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification 2024. https:\/\/arxiv.org\/abs\/2409.15281","DOI":"10.1109\/ITCIndia62949.2024.10651860"},{"key":"4799_CR41","doi-asserted-by":"crossref","unstructured":"Hassan M, Ahmadi-Pour S, Qayyum K, Jha CK, Drechsler R. LLM-guided Formal Verification Coupled with Mutation Testing 2024.","DOI":"10.23919\/DATE58400.2024.10546729"},{"key":"4799_CR42","doi-asserted-by":"crossref","unstructured":"Kang M, Liu M, Hamad GB, Suhaib S, Ren H. FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware 2024. https:\/\/arxiv.org\/abs\/2410.23299","DOI":"10.23919\/DATE64628.2025.10992720"},{"key":"4799_CR43","doi-asserted-by":"crossref","unstructured":"Saha D, Tarek S, Yahyaei K, Saha SK, Zhou J, Tehranipoor M, Farahmandi F. LLM for SoC Security: A Paradigm Shift 2023.","DOI":"10.1109\/ACCESS.2024.3427369"},{"issue":"4","key":"4799_CR44","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1109\/LES.2024.3447691","volume":"16","author":"S Paria","year":"2024","unstructured":"Paria S, Dasgupta A, Bhunia S. SPELL: an end-to-end tool flow for LLM-Guided secure SoC design for embedded systems. IEEE Embed Syst Lett. 2024;16(4):365\u20138. https:\/\/doi.org\/10.1109\/LES.2024.3447691.","journal-title":"IEEE Embed Syst Lett"},{"key":"4799_CR45","doi-asserted-by":"publisher","unstructured":"Paria S, Dasgupta A, Ankireddy DR, Chakraborty P, Bhunia S. FV-PAL: Scalable Formal Verification through Partitioning and LLM-Guided Property Generation. In: 2025 IEEE 43rd International Conference on Computer Design (ICCD), 2025;768\u2013775 https:\/\/doi.org\/10.1109\/ICCD65941.2025.00114","DOI":"10.1109\/ICCD65941.2025.00114"},{"key":"4799_CR46","unstructured":"Saha D, Tarek S, Shaikh HA, Hasan KT, Nalluri PS, Hasan MA, Alam N, Zhou J, Saha SK, Tehranipoor M, Farahmandi F. SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models 2025. https:\/\/arxiv.org\/abs\/2506.20415"},{"key":"4799_CR47","unstructured":"Guo R, Ayalasomayajula A, Li H, Zhou J, Saha SK, Farahmandi, F. SVAgent: AI Agent for Hardware Security Verification Assertion 2025. https:\/\/arxiv.org\/abs\/2507.16203"},{"key":"4799_CR48","unstructured":"Paria S, Dasgupta A, Bhunia S. DIVAS: An LLM-based End-to-End Framework for SoC Security Analysis and Policy-based Protection 2023."},{"key":"4799_CR49","doi-asserted-by":"publisher","unstructured":"Tarek S, Saha D, Saha SK, Tehranipoor M, Farahmandi F. SoCureLLM: An LLM-Driven Approach for Large-Scale System-on-Chip Security Verification and Policy Generation. In: 2025 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2025;335\u2013345 https:\/\/doi.org\/10.1109\/HOST64725.2025.11050068","DOI":"10.1109\/HOST64725.2025.11050068"},{"key":"4799_CR50","doi-asserted-by":"publisher","unstructured":"Tarek S, Saha D, Saha SK, Farahmandi F. BugWhisperer: Fine-Tuning LLMs for SoC Hardware Vulnerability Detection. In: 2025 IEEE 43rd VLSI Test Symposium (VTS), 2025;1\u20135 https:\/\/doi.org\/10.1109\/VTS65138.2025.11022958","DOI":"10.1109\/VTS65138.2025.11022958"},{"key":"4799_CR51","unstructured":"Collini L, Ahmad B, Ah-kiow J, Karri R. MARVEL: Multi-Agent RTL Vulnerability Extraction using Large Language Models 2025. https:\/\/arxiv.org\/abs\/2505.11963"},{"key":"4799_CR52","unstructured":"Zhang Z, Chadwick G, McNally H, Zhao Y, Mullins R. LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation 2023. https:\/\/arxiv.org\/abs\/2310.04535"},{"key":"4799_CR53","doi-asserted-by":"publisher","unstructured":"Xiao C, Deng Y, Yang Z, Chen R, Wang H, Zhao J, Dai H, Wang L, Tang Y, Xu W. Llm-based processor verification: A case study for neuromorphic processor. In: 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2024;1\u20136 https:\/\/doi.org\/10.23919\/DATE58400.2024.10546707","DOI":"10.23919\/DATE58400.2024.10546707"},{"key":"4799_CR54","doi-asserted-by":"publisher","unstructured":"Deng Y, Chen R, Xiao C, Yang Z, Luo Y, Zhao J, Li N, Wan Z, Ai Y, Dai H, Wang L. Llm - tg: Towards automated test case generation for processors using large language models. In: 2024 IEEE 42nd International Conference on Computer Design (ICCD), 2024;389\u2013396 https:\/\/doi.org\/10.1109\/ICCD63220.2024.00066","DOI":"10.1109\/ICCD63220.2024.00066"},{"key":"4799_CR55","doi-asserted-by":"publisher","unstructured":"Paria S, Dasgupta A, Bhunia S: Towards Automated Verification of IP and COTS: Leveraging LLMs in Pre- and Post-Silicon Stages. In: 2025 IEEE 43rd VLSI Test Symposium (VTS), 2025,pp. 1\u20135 https:\/\/doi.org\/10.1109\/VTS65138.2025.11022781","DOI":"10.1109\/VTS65138.2025.11022781"},{"key":"4799_CR56","doi-asserted-by":"crossref","unstructured":"Tsai YD, Liu M, Ren H. RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models 2024.","DOI":"10.1145\/3649329.3657353"},{"key":"4799_CR57","doi-asserted-by":"publisher","unstructured":"Pearce H, Tan B, Ahmad B, Karri R, Dolan-Gavitt B. Examining Zero-Shot Vulnerability Repair with Large Language Models. In: 2023 IEEE Symposium on Security and Privacy (SP), 2023;2339\u20132356 https:\/\/doi.org\/10.1109\/SP46215.2023.10179420","DOI":"10.1109\/SP46215.2023.10179420"},{"key":"4799_CR58","unstructured":"Ahmad B, Tan B, Karri R, Pearce H. FLAG: Finding Line Anomalies (in code) with Generative AI 2023."},{"key":"4799_CR59","doi-asserted-by":"publisher","unstructured":"Xia CS, Wei Y, Zhang L. Automated Program Repair in the Era of Large Pre-trained Language Models. In: 2023 IEEE\/ACM 45th International Conference on Software Engineering (ICSE), 2023;1482\u20131494 https:\/\/doi.org\/10.1109\/ICSE48619.2023.00129","DOI":"10.1109\/ICSE48619.2023.00129"},{"key":"4799_CR60","doi-asserted-by":"crossref","unstructured":"Wang N, Yao B, Zhou J, Hu Y, Wang X, Jiang Z, Guan N. Veridebug: A unified llm for verilog debugging via contrastive embedding and guided correction. In: 2025 IEEE International Conference on LLM-Aided Design (ICLAD), 2025;61\u201367 IEEE","DOI":"10.1109\/ICLAD65226.2025.00026"},{"key":"4799_CR61","doi-asserted-by":"publisher","unstructured":"Paria S. LAMBDA: LLM-Assisted Malicious Bug Detection and Analysis in Hardware Designs. In: 2025 IEEE International Test Conference (ITC), 2025;563\u2013565 https:\/\/doi.org\/10.1109\/ITC58126.2025.00091","DOI":"10.1109\/ITC58126.2025.00091"},{"key":"4799_CR62","doi-asserted-by":"publisher","unstructured":"Akyash M, Kamali HM. Self-HWDebug: Automation of LLM Self-Instructing for Hardware Security Verification. In: 2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2024;391\u2013396 https:\/\/doi.org\/10.1109\/ISVLSI61997.2024.00077","DOI":"10.1109\/ISVLSI61997.2024.00077"},{"key":"4799_CR63","doi-asserted-by":"publisher","DOI":"10.1145\/3735638","author":"X Yao","year":"2025","unstructured":"Yao X, Li H, Chan TH, Xiao W, Yuan M, Huang Y, et al. Hdldebugger: Streamlining hdl debugging with large language models. ACM Trans Des Autom Electron Syst. 2025. https:\/\/doi.org\/10.1145\/3735638.","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"4799_CR64","doi-asserted-by":"crossref","unstructured":"Chakraborty RS, Wolff F, Paul S, Papachristou C, Bhunia S. MERO: A Statistical Approach for Hardware Trojan Detection. In: Cryptographic Hardware and Embedded Systems - CHES 2009;396\u2013410","DOI":"10.1007\/978-3-642-04138-9_28"},{"issue":"2","key":"4799_CR65","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1109\/TIFS.2016.2613842","volume":"12","author":"H Salmani","year":"2017","unstructured":"Salmani H. COTD: reference-free hardware trojan detection and recovery based on controllability and observability in gate-level netlist. IEEE Trans Inf Forensics Secur. 2017;12(2):338\u201350.","journal-title":"IEEE Trans Inf Forensics Secur"},{"issue":"3","key":"4799_CR66","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3592795","volume":"19","author":"P Gaikwad","year":"2023","unstructured":"Gaikwad P, Cruz J, Chakraborty P, Bhunia S, Hoque T. Hardware ip assurance against trojan attacks with machine learning and post-processing. ACM J Emerging Tech Comput Syst. 2023;19(3):1\u201323.","journal-title":"ACM J Emerging Tech Comput Syst"},{"key":"4799_CR67","unstructured":"Bhandari J, Sadhukhan R, Krishnamurthy P, Khorrami F, Karri R. SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions 2024. https:\/\/arxiv.org\/abs\/2407.12352"},{"issue":"23","key":"4799_CR68","doi-asserted-by":"publisher","first-page":"4745","DOI":"10.3390\/electronics14234745","volume":"14","author":"MO Faruque","year":"2025","unstructured":"Faruque MO, Jamieson P, Patooghy A, Badawy AHA. Unleashing GHOST: an LLM-Powered framework for automated hardware trojan design. Electronics. 2025;14(23):4745. https:\/\/doi.org\/10.3390\/electronics14234745.","journal-title":"Electronics"},{"key":"4799_CR69","doi-asserted-by":"crossref","unstructured":"Kokolakis G, Moschos A, Keromytis AD. Harnessing the power of general-purpose llms in hardware trojan design. In: Andreoni, M. (ed.) Applied Cryptography and Network Security Workshops, 2024; 176\u2013194. Springer, Cham","DOI":"10.1007\/978-3-031-61486-6_11"},{"issue":"2","key":"4799_CR70","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/TC.2023.3333164","volume":"73","author":"R Sadhukhan","year":"2024","unstructured":"Sadhukhan R, Saha S, Paria S, Bhunia S, Mukhopadhyay D. VALIANT: an EDA flow for side-channel leakage evaluation and tailored protection. IEEE Trans Comput. 2024;73(2):436\u201350. https:\/\/doi.org\/10.1109\/TC.2023.3333164.","journal-title":"IEEE Trans Comput"},{"key":"4799_CR71","doi-asserted-by":"publisher","unstructured":"Mahfuz T, Paria S, Suha T, Bhunia S, Chakraborty, P. POLARIS: Explainable Artificial Intelligence for Mitigating Power Side-Channel Leakage. In: 2025 62nd ACM\/IEEE Design Automation Conference (DAC), 2025;1\u20137 https:\/\/doi.org\/10.1109\/DAC63849.2025.11132622","DOI":"10.1109\/DAC63849.2025.11132622"},{"key":"4799_CR72","unstructured":"Goodwill G, Jun B, Jaffe J, Rohatgi P. A testing methodology for side channel resistance validation. In: NIST Non-Invasive Attack Testing Workshop, vol.7, 2011;115\u2013136"}],"container-title":["SN Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-026-04799-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s42979-026-04799-8","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s42979-026-04799-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T10:04:25Z","timestamp":1771322665000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s42979-026-04799-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,17]]},"references-count":72,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2026,2]]}},"alternative-id":["4799"],"URL":"https:\/\/doi.org\/10.1007\/s42979-026-04799-8","relation":{},"ISSN":["2661-8907"],"issn-type":[{"value":"2661-8907","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2,17]]},"assertion":[{"value":"11 September 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 January 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 February 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}},{"value":"The authors have no Conflict of interest to declare that are relevant to the content of this article.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"This article does not contain any studies with human participants performed by any of the authors.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics approval and consent to participate"}}],"article-number":"218"}}