{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:36:54Z","timestamp":1772120214120,"version":"3.50.1"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2026,1,5]],"date-time":"2026-01-05T00:00:00Z","timestamp":1767571200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"},{"start":{"date-parts":[[2026,2,3]],"date-time":"2026-02-03T00:00:00Z","timestamp":1770076800000},"content-version":"vor","delay-in-days":29,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"}],"funder":[{"name":"Laboratory for Advanced Computing and Intelligence Engineering, China"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Discov Artif Intell"],"DOI":"10.1007\/s44163-025-00726-7","type":"journal-article","created":{"date-parts":[[2026,1,5]],"date-time":"2026-01-05T19:57:23Z","timestamp":1767643043000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An efficient and high-quality circuit schematic generation method based on action mask and graph neural network"],"prefix":"10.1007","volume":"6","author":[{"given":"Jie","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Qiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuhao","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,1,5]]},"reference":[{"key":"726_CR1","doi-asserted-by":"publisher","unstructured":"Rematska G, Bourbakis NG. A survey on reverse engineering of technical diagrams. In: 2016 7th international conference on information, intelligence, systems & applications (IISA), pp. 1\u20138. IEEE. https:\/\/doi.org\/10.1109\/IISA.2016.7785372","DOI":"10.1109\/IISA.2016.7785372"},{"key":"726_CR2","unstructured":"Botero UJ, Wilson R, Lu H, Rahman MT, Mallaiyan MA, Ganji F, Asadizanjani N, Tehranipoor MM, Woodard DL, Forte D. Hardware trust and assurance through reverse engineering: a survey and outlook from image analysis and machine learning perspectives. arXiv:2002.04210. Accessed 2022-11-12"},{"key":"726_CR3","doi-asserted-by":"crossref","unstructured":"Stok L, Koster GP. From network to artwork. In: Proceedings of the 1989 26th ACM\/IEEE conference on design automation conference - DAC \u201989, pp. 686\u2013689. ACM Press. 10\/bnbwhm . http:\/\/portal.acm.org\/citation.cfm?doid=74382.74504 Accessed 2023-02-13","DOI":"10.1145\/74382.74504"},{"key":"726_CR4","doi-asserted-by":"publisher","unstructured":"Yang J, Qiao K, Shi S, Song B, Chen J, Yan B. AEM-PCB reverser: circuit schematic generation in PCB reverse engineering using reinforcement learning based on aesthetic evaluation metric. 43(5):1608\u201312. https:\/\/doi.org\/10.1109\/TCAD.2023.3340869.","DOI":"10.1109\/TCAD.2023.3340869"},{"key":"726_CR5","doi-asserted-by":"crossref","unstructured":"Scarselli F, Gori M, Ah\u00a0Chung Tsoi, Hagenbuchner M, Monfardini G. The graph neural network model 20(1):61\u201380.","DOI":"10.1109\/TNN.2008.2005605"},{"key":"726_CR6","doi-asserted-by":"crossref","unstructured":"Fyrbiak M, Strauss S, Kison C, Wallat S, Elson M, Rummel N, Paar C. Hardware reverse engineering: overview and open challenges. In: 2017 IEEE 2nd international verification and security workshop (IVSW), pp. 88\u201394. IEEE.","DOI":"10.1109\/IVSW.2017.8031550"},{"key":"726_CR7","doi-asserted-by":"crossref","unstructured":"Nahar L, Rajendran J, Makris Y, Sechen C. MTBoM: metal trace to bill of materials generation for PCB reverse engineering. In: 2022 IEEE 15th Dallas circuit and system conference (DCAS), pp. 1\u20136. IEEE. https:\/\/ieeexplore.ieee.org\/document\/9845644\/. Accessed 2022-11-10","DOI":"10.1109\/DCAS53974.2022.9845644"},{"key":"726_CR8","doi-asserted-by":"crossref","unstructured":"Frezza ST, Levitan SP. SPAR: a schematic place and route system 12(7):956\u2013973. Accessed 2023-03-21","DOI":"10.1109\/43.238032"},{"key":"726_CR9","doi-asserted-by":"crossref","unstructured":"Naveen B, Raghunathan KS. An automatic netlist-to-schematic generator 10(1):36\u201341.","DOI":"10.1109\/54.199803"},{"key":"726_CR10","doi-asserted-by":"crossref","unstructured":"Nam-Hoon Kim, Kyo-Sun Kim, Kyu-Myung Choi, Jeong-Taek Kong: RightTopologizer: an efficient schematic generator for multi-level optimization. In: Proceedings of 13th annual IEEE international ASIC\/SOC conference (Cat. No.00TH8541), pp. 387\u2013391. IEEE. http:\/\/ieeexplore.ieee.org\/document\/880769\/. Accessed 2023-03-21.","DOI":"10.1109\/ASIC.2000.880769"},{"key":"726_CR11","doi-asserted-by":"crossref","unstructured":"Garg B, Singh A, Agrawal A. Efficient undo-redo with incremental netlist to schematic generation. In: 2010 53rd IEEE international midwest symposium on circuits and systems, pp. 789\u2013792. IEEE. http:\/\/ieeexplore.ieee.org\/document\/5548697\/. Accessed 2023-03-21","DOI":"10.1109\/MWSCAS.2010.5548697"},{"key":"726_CR12","doi-asserted-by":"publisher","unstructured":"Fu R, Zhang Z-M, Tang G-M, Huang J, Ye X-C, Fan D-R, Sun N-H. Design automation methodology from RTL to gate-level netlist and schematic for RSFQ logic circuits. In: Proceedings of the 2020 on great lakes symposium on VLSI, pp. 145\u2013150. ACM. https:\/\/doi.org\/10.1145\/3386263.3406898. Accessed 2023-02-13","DOI":"10.1145\/3386263.3406898"},{"key":"726_CR13","doi-asserted-by":"crossref","unstructured":"Lee McNamee: Aesthetic routing for transistor schematics. In: IEEE\/ACM international conference on computer-aided design, pp. 35\u201338. IEEE Computer Society Press. http:\/\/ieeexplore.ieee.org\/document\/279400\/. Accessed 2022-12-13","DOI":"10.1109\/ICCAD.1992.279400"},{"key":"726_CR14","doi-asserted-by":"crossref","unstructured":"Garg B, Agrawal A, Sehgal R, Singh A, Khanna M. Partitioning, floor planning, detailed placement and routing techniques for schematic generation of analog netlist. In: Proceedings of IEEE east-west design & test symposium (EWDTS\u201908), pp. 379\u2013382. IEEE. http:\/\/ieeexplore.ieee.org\/document\/5580148\/. Accessed 2022-11-14","DOI":"10.1109\/EWDTS.2008.5580148"},{"key":"726_CR15","doi-asserted-by":"publisher","unstructured":"Beg A, Beg A. Auto-generating publication-quality circuit schematics using open technologies. In: Proceedings of the 21st Western Canadian conference on computing education, pp. 1\u20136. ACM. https:\/\/doi.org\/10.1145\/2910925.2910927. Accessed 2023-02-13","DOI":"10.1145\/2910925.2910927"},{"key":"726_CR16","doi-asserted-by":"crossref","unstructured":"Ferreira A, Lourenco N, Martins R, Horta N. Automated analog IC design constraints generation for a layout-aware sizing approach. In: 2016 13th international conference on synthesis, modeling, analysis and simulation methods and applications to circuit design (SMACD), pp. 1\u20134. IEEE. http:\/\/ieeexplore.ieee.org\/document\/7520740\/. Accessed 2023-02-13","DOI":"10.1109\/SMACD.2016.7520740"},{"key":"726_CR17","doi-asserted-by":"publisher","unstructured":"Kunal K, Madhusudan M, Sharma AK, Xu W, Burns SM, Harjani R, Hu J, Kirkpatrick DA, Sapatnekar SS. ALIGN: open-source analog layout automation from the ground up. In: Proceedings of the 56th annual design automation conference 2019, pp. 1\u20134. ACM. https:\/\/doi.org\/10.1145\/3316781.3323471. Accessed 2022-11-14","DOI":"10.1145\/3316781.3323471"},{"key":"726_CR18","doi-asserted-by":"crossref","unstructured":"Swinkels GM, Hafer L. Schematic generation with an expert system 9(12): 1289\u20131306. Accessed 2022-12-01","DOI":"10.1109\/43.62774"},{"key":"726_CR19","doi-asserted-by":"publisher","unstructured":"Jehng Y-S, Chen L-G, Parng T-M. ASG: automatic schematic generator 11(1):11\u201327 https:\/\/doi.org\/10.1016\/0167-9260(91)90004-5. Accessed 2022-12-12","DOI":"10.1016\/0167-9260(91)90004-5"},{"key":"726_CR20","doi-asserted-by":"crossref","unstructured":"Arsintescu BG. A method for analog circuits visualization. In: Proceedings international conference on computer design. VLSI in computers and processors, pp. 454\u2013459. IEEE Computer Society Press. http:\/\/ieeexplore.ieee.org\/document\/563593\/. Accessed 2022-12-13","DOI":"10.1109\/ICCD.1996.563593"},{"key":"726_CR21","doi-asserted-by":"publisher","unstructured":"Hsu, H.-Y., Lin, M.P.-H.: Automatic analog schematic diagram generation based on building block classification and reinforcement learning. In: Proceedings of the 2022 ACM\/IEEE workshop on machine learning for CAD, pp. 43\u201348. ACM. https:\/\/doi.org\/10.1145\/3551901.3556486. Accessed 2022-11-14.","DOI":"10.1145\/3551901.3556486"},{"key":"726_CR22","doi-asserted-by":"crossref","unstructured":"Wang H, Wang K, Yang J, Shen L, Sun N, Lee H-S, Han S. GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning. In: 2020 57th ACM\/IEEE design automation conference (DAC), pp. 1\u20136. IEEE. https:\/\/ieeexplore.ieee.org\/document\/9218757\/. Accessed 2022-11-15.","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"726_CR23","doi-asserted-by":"crossref","unstructured":"Agnesina A, Chang K, Lim SK. VLSI placement parameter optimization using deep reinforcement learning. In: Proceedings of the 39th international conference on computer-aided design, pp. 1\u20139. ACM.","DOI":"10.1145\/3400302.3415690"},{"key":"726_CR24","unstructured":"Mirhoseini A, Goldie A, Yazgan M, Jiang J, Songhori E, Wang S, Lee Y-J, Johnson E, Pathak O, Bae S, Nazi A, Pak J, Tong A, Srinivasa K, Hang W, Tuncer E, Babu A, Le QV, Laudon J, Ho R, Carpenter R, Dean J. Chip placement with deep reinforcement learning. arXiv:2004.10746. Accessed 2022-07-11"},{"key":"726_CR25","doi-asserted-by":"publisher","unstructured":"Huang S, Onta n, S. A closer look at invalid action masking in policy gradient algorithms 35. https:\/\/doi.org\/10.32473\/flairs.v35i.130584arXiv:2006.14171","DOI":"10.32473\/flairs.v35i.130584"},{"key":"726_CR26","doi-asserted-by":"crossref","unstructured":"Kastner R, Bozorgzadeh E, Sarrafzadeh M. Predictable routing. In: IEEE\/ACM international conference on computer aided design. ICCAD - 2000. IEEE\/ACM Digest of Technical Papers (Cat. No.00CH37140), pp. 110\u2013113. IEEE.","DOI":"10.1109\/ICCAD.2000.896459"},{"key":"726_CR27","unstructured":"Schulman J, Wolski F, Dhariwal P, Radford A, Klimov O. Proximal policy optimization algorithms. arXiv:1707.06347. Accessed 2022-11-09"},{"key":"726_CR28","doi-asserted-by":"publisher","unstructured":"Steinbrunn M, Moerkotte G, Kemper A. Heuristic and randomized optimization for the join ordering problem 6(3):191\u2013208. https:\/\/doi.org\/10.1007\/s007780050040.","DOI":"10.1007\/s007780050040"}],"container-title":["Discover Artificial Intelligence"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s44163-025-00726-7","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s44163-025-00726-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s44163-025-00726-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,3]],"date-time":"2026-02-03T12:52:01Z","timestamp":1770123121000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s44163-025-00726-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,5]]},"references-count":28,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2026,12]]}},"alternative-id":["726"],"URL":"https:\/\/doi.org\/10.1007\/s44163-025-00726-7","relation":{"has-preprint":[{"id-type":"doi","id":"10.21203\/rs.3.rs-7168754\/v1","asserted-by":"object"}]},"ISSN":["2731-0809"],"issn-type":[{"value":"2731-0809","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,5]]},"assertion":[{"value":"20 July 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 November 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 January 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"This research does not involve any human participants, animal subjects, or clinical data. Therefore, ethical approval was not required for this study. Not applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics approval and consent to participate"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}},{"value":"The authors declare no competing nterests.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}],"article-number":"93"}}