{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T04:10:03Z","timestamp":1736050203834,"version":"3.32.0"},"publisher-location":"Berlin\/Heidelberg","reference-count":15,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"1402031270"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-3128-9_9","type":"book-chapter","created":{"date-parts":[[2005,10,20]],"date-time":"2005-10-20T21:28:08Z","timestamp":1129843688000},"page":"105-115","source":"Crossref","is-referenced-by-count":2,"title":["Compilation and Temporal Partitioning for a Coarse-grain Reconfigurable Architecture"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o M.P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Markus","family":"Weinhardt","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"R. Hartenstein, \u201cA Decade of Reconfigurable Computing: a Visionary Retrospective,\u201d in Proc. Design, Automation and Test in Europe (DATE'01), 2001, pp. 642\u2013649.","key":"9_CR1","DOI":"10.1109\/DATE.2001.915091"},{"doi-asserted-by":"crossref","unstructured":"V. Baumgarte, et al., \u201cPACT XPP\u2014A Self-Reconfigurable Data Processing Architecture,\u201d in The Journal of Supercomputing, Kluwer Academic Publishers, Sept. 2003, pp. 167\u2013184.","key":"9_CR2","DOI":"10.1023\/A:1024499601571"},{"doi-asserted-by":"crossref","unstructured":"J. M. P. Cardoso, and M. Weinhardt, \u201cXPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture,\u201d in Proc. 12th Int'l Conference on Field Programmable Logic and Applications (FPL'02), LNCS 2438, Springer-Verlag, 2002, pp. 864\u2013874.","key":"9_CR3","DOI":"10.1007\/3-540-46117-5_89"},{"doi-asserted-by":"crossref","unstructured":"J. M. P. Cardoso, and M. Weinhardt, \u201cFrom C Programs to the Configure-Execute Model,\u201d in Proc. Design, Automation and Test in Europe (DATE'03), Munich, Germany, March 3\u20137, 2003, pp. 576\u2013581.","key":"9_CR4","DOI":"10.1109\/DATE.2003.1253670"},{"doi-asserted-by":"crossref","unstructured":"M. Weinhardt, and W. Luk, \u201cPipeline Vectorization,\u201d in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Feb. 2001, pp. 234\u2013248.","key":"9_CR5","DOI":"10.1109\/43.908452"},{"doi-asserted-by":"crossref","unstructured":"R. Hartenstein, R. Kress, and H. Reining, \u201cA Dynamically Reconfigurable Wave front Array Architecture for Evaluation of Expressions,\u201d in Proc. Int'l Conference on Application-Specific Array Processors (ASAP'94), 1994.","key":"9_CR6","DOI":"10.1109\/ASAP.1994.331785"},{"unstructured":"SUIF Compiler system, \u201cThe Stanford SUIF Compiler Group,\u201d http:\/\/suif.stanford.edu","key":"9_CR7"},{"key":"9_CR8","volume-title":"Advanced Compiler Design and Implementation","author":"S. S. Muchnick","year":"1997","unstructured":"S. S. Muchnick, Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, Inc., San Francisco, CA, USA, 1997."},{"key":"9_CR9","first-page":"271","volume-title":"FPGAs","author":"I. Page","year":"1991","unstructured":"I. Page, and W. Luk, \u201cCompiling occam into FPGAs,\u201d in FPGAs, Will Moore and Wayne Luk, eds., Abingdon EE & CS Books, Abingdon, England, UK, 1991, pp. 271\u2013283."},{"doi-asserted-by":"crossref","unstructured":"M. Gokhale, and A. Marks, \u201cAutomatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Array,\u201d in Proc. 5th Int'l Workshop on Field Programmable Logic and Applications (FPL'95), LNCS, Springer-Verlag, 1995, pp. 399\u2013408.","key":"9_CR10","DOI":"10.1007\/3-540-60294-1_134"},{"issue":"2","key":"9_CR11","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/MDT.2003.1188264","volume":"20","author":"J. M. P. Cardoso","year":"2003","unstructured":"J. M. P. Cardoso, and H. C. Neto, \u201cCompilation for FPGA-Based Reconfigurable Hardware,\u201d in IEEE Design & Test of Computers Magazine, March\/April, 2003, vol. 20, no. 2, pp. 65\u201375.","journal-title":"IEEE Design & Test of Computers Magazine"},{"key":"9_CR12","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"S. Goldstein","year":"2000","unstructured":"S. Goldstein, et al., \u201cPipeRench: A Reconfigurable Architecture and Compiler,\u201d in IEEE Computer, Vol. 33, No. 4, April 2000, pp. 70\u201377.","journal-title":"IEEE Computer"},{"doi-asserted-by":"crossref","unstructured":"I. Ouaiss, et al., \u201cAn Integrated Partioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures,\u201d in Proc. 5th Reconfigurable ArchitecturesWorkshop (RAW'98), Orlando, Florida, USA, March 30, 1998, pp. 31\u201336.","key":"9_CR13","DOI":"10.1007\/3-540-64359-1_669"},{"doi-asserted-by":"crossref","unstructured":"S. Ganesan, and R. Vemuri, \u201cAn Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement,\u201d in Proc. Design, Automation & Test in Europe (DATE'00), Paris, France, March 27\u201330, 2000, pp. 320\u2013325.","key":"9_CR14","DOI":"10.1109\/DATE.2000.840290"},{"key":"9_CR15","doi-asserted-by":"publisher","first-page":"560","DOI":"10.1145\/950162.950167","volume":"2","author":"G. Venkataramani","year":"2003","unstructured":"G. Venkataramani, et al., \u201cAutomatic compilation to a coarse-grained reconfigurable system-on-chip,\u201d in ACM Transactions on Embedded Computing Systems (TECS), Vol. 2, Issue 4, November 2003, pp. 560\u2013589.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"}],"container-title":["New Algorithms, Architectures and Applications for Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-3128-9_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T03:38:58Z","timestamp":1736048338000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-3128-9_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402031270"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/1-4020-3128-9_9","relation":{},"subject":[]}}