{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:56:23Z","timestamp":1725551783374},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308812"},{"type":"electronic","value":"9783540322979"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11599555_31","type":"book-chapter","created":{"date-parts":[[2005,11,29]],"date-time":"2005-11-29T13:43:33Z","timestamp":1133271813000},"page":"310-319","source":"Crossref","is-referenced-by-count":2,"title":["Self-correction of FPGA-Based Control Units"],"prefix":"10.1007","author":[{"given":"Iouliia","family":"Skliarova","sequence":"first","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"31_CR1","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/92.820766","volume":"8","author":"C. Bolchini","year":"2000","unstructured":"Bolchini, C., Montandon, R., Salice, F., Sciuto, D.: Design of VHDL based Totally Self-Checking Finite-State Machine and Data-Path Descriptions. IEEE Trans. on Very Large Scale Integration (VLSI) Systems\u00a08(1), 98\u2013103 (2000)","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"31_CR2","unstructured":"Zeng, C., Saxena, N., McCluskey, E.J.: Finite State Machine Synthesis with Concurrent Error Detection. In: Proc. Int. Test Conf., pp. 672\u2013679 (1999)"},{"key":"31_CR3","doi-asserted-by":"crossref","unstructured":"Levin, I., Sinelnikov, V.: Self-Checking of FPGA-based Control Units. In: Proc. of the 9th Great Lakes Symposium on VLSI, pp. 292\u2013295 (1999)","DOI":"10.1109\/GLSV.1999.757436"},{"key":"31_CR4","volume-title":"Digital Design. Principles and Practices","author":"J.F. Wakerly","year":"2000","unstructured":"Wakerly, J.F.: Digital Design. Principles and Practices, 3rd edn. Prentice Hall, Englewood Cliffs (2000)","edition":"3"},{"key":"31_CR5","volume-title":"The Designer\u2019s Guide to VHDL","author":"P.J. Ashenden","year":"1996","unstructured":"Ashenden, P.J.: The Designer\u2019s Guide to VHDL. Morgan Kaufmann Publishers, Inc., San Francisco (1996)"},{"key":"31_CR6","unstructured":"ISE, FPGAs. Available: \n                    \n                      http:\/\/www.xilinx.com"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11599555_31.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:00:23Z","timestamp":1619506823000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11599555_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308812","9783540322979"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/11599555_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}