{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:08Z","timestamp":1737091268076,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":30,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540424994"},{"type":"electronic","value":"9783540446873"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44687-7_54","type":"book-chapter","created":{"date-parts":[[2007,5,27]],"date-time":"2007-05-27T00:46:00Z","timestamp":1180226760000},"page":"523-533","source":"Crossref","is-referenced-by-count":0,"title":["Compilation Increasing the Scheduling Scope for Multi-memory-FPGA-Based Custom Computing Machines"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Hor\u00e1cio C.","family":"Neto","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,8,17]]},"reference":[{"key":"54_CR1","unstructured":"J. Becker, R. Hartenstein, M. Herz, U. Nageldinger, \u201cParallelization in Co-Compilation for Configurable Accelerators,\u201d In Proc. of the Asia South Pacific Design Automation Conference (ASP-DAC98), Yokohama, Japan, February 10-13."},{"key":"54_CR2","doi-asserted-by":"crossref","unstructured":"Jo\u00e3o M. P. Cardoso, and Hor\u00e1cio Neto, \u201cMacro-Based Hardware Compilation of Java\u2122 Bytecodes into a Dynamic Reconfigurable Computing System,\u201d In Proc. of the IEEE 7 th Symposium on Field-Programmable Custom Computing Machines (FCCM\u201999), Napa Valley, CA, USA, April 21\u201323, 1999, pp. 2\u201311.","DOI":"10.1109\/FPGA.1999.803662"},{"key":"54_CR3","series-title":"Ph.D. thesis","volume-title":"Compilation of Java\u2122 Algorithms for Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism","author":"J. M. P. Cardoso","year":"2000","unstructured":"Jo\u00e3o M. P. Cardoso, Compilation of Java\u2122 Algorithms for Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism, Ph.D. thesis (in Portuguese), IST (Instituto Superior T\u00e9cnico), Lisbon, Portugal, October 2000."},{"key":"54_CR4","unstructured":"Scott Hauck, \u201cThe Future of Reconfigurable Systems,\u201d Keynote Address, 5 th Canadian Conference on Field Programmable Devices, Montreal, June 1998."},{"key":"54_CR5","doi-asserted-by":"crossref","unstructured":"J. Babb et al, \u201cParallelizing Applications into Silicon,\u201d In Proc. of the 7 th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201999), Napa Valley, A, USA, April 21-23, 1999, pp. 70\u201380.","DOI":"10.1109\/FPGA.1999.803669"},{"key":"54_CR6","unstructured":"D. Gajski, et al., High-Level Synthesis, Introduction to Chip and System Design, Kluwer Academic Publishers, 1992."},{"key":"54_CR7","unstructured":"J. A. Fisher, and B. R. Rau, \u201cInstruction-Level Parallel Processing,\u201d In H. C. Torng and S. Vassiliadis, editors, Instruction-Level Parallel Processors, IEEE Computer Society Press, 1995, pp. 41\u201349."},{"key":"54_CR8","doi-asserted-by":"crossref","unstructured":"Scott A. Mahlke, David Lin, William Y. Chen, Richard E. Hank, Roger A. Bringmann, \u201cEffective Compiler Support for Predicated Execution Using the Hyperblock,\u201d In Proc. of the 25 th International Symposium on Microarchitecture, Dec. 1992, pp. 45\u201354.","DOI":"10.1145\/144965.144998"},{"issue":"4","key":"54_CR9","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"T. J. Callahan","year":"2000","unstructured":"Timothy J. Callahan, John Hauser, and John Wawrzynek, \u201cThe Garp Architecture and C Compiler,\u201d IEEE Computer, Vol. 33, No. 4, April 2000, pp. 62\u201369.","journal-title":"IEEE Computer"},{"issue":"2","key":"54_CR10","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1109\/71.127258","volume":"3","author":"M. Girkar","year":"1992","unstructured":"M. Girkar, and C. D. Polychronopoulos, \u201cAutomatic Extraction of Functional Parallelism from ordinary Programs,\u201d In IEEE Transactions on Parallel and Distributed Systems, Vol. 3, No. 2, March 1992, pp. 166\u2013178.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"3","key":"54_CR11","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1145\/24039.24041","volume":"9","author":"J. Ferrante","year":"1987","unstructured":"J. Ferrante, J. Ottenstein, and J. D. Warren, \u201cThe Program Dependence Graph and its uses in optimization,\u201d ACM Transactions on Programming Languages and Systems, vol. 9, no. 3, July 1987, pp. 319\u2013349.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"54_CR12","doi-asserted-by":"crossref","unstructured":"S. Gupta, N. Savoiu, S. Kim, N.D. Dutt, R.K. Gupta, A. Nicolau, \u201cSpeculation Techniques for High Level synthesis of Control Intensive Designs,\u201d in Proc. of the 38th Design Automation Conference (DAC\u201901), Las Vegas, Nevada, USA, June 18-22, 2001.","DOI":"10.1145\/378239.378481"},{"key":"54_CR13","volume-title":"Advanced Compiler Design and Implementation","author":"S. S. Muchnick","year":"1997","unstructured":"S. S. Muchnick, Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, Inc., San Francisco, CA, USA, 1997."},{"key":"54_CR14","doi-asserted-by":"crossref","unstructured":"Jo\u00e3o M. P. Cardoso, and Horacio Neto, \u201cAn Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs,\u201d In Proc. of the IFIP X Intl. Conference on Very Large Scale Integration (VLSI\u201999), Lisbon, December 1-3, 1999, pp. 485\u2013496.","DOI":"10.1007\/978-0-387-35498-9_43"},{"key":"54_CR15","unstructured":"Xilinx Inc., XC6000 Field Programmable Gate Arrays, v. 1.10, April 24, 1997."},{"issue":"5","key":"54_CR16","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/43.759064","volume":"18","author":"G. Lakshminarayana","year":"1999","unstructured":"G. Lakshminarayana, K. S. Khouri, and N. K. Jha, \u201cWavesched: A Novel Scheduling Technique for Control-Flow Intensive Designs,\u201d In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 5, May 1999, pp. 505\u2013523.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"54_CR17","unstructured":"G. Lakshminarayana, K. S. Khouri, and N. K. Jha, Benchmarks repository, Workshop on High-Level Synthesis, 1995, ftp:\/\/ftp.ics.uci.edu\/pubMsynth\/HLSynth95"},{"key":"54_CR18","unstructured":"R. Sedgewick, Algorithms in C++, Addison-Wesley, Publishing Company, Inc., 1992."},{"key":"54_CR19","doi-asserted-by":"crossref","unstructured":"Morse Rodriguez, \u201cEvaluating Video Codecs,\u201d In IEEE Multimedia, Fall 1994, pp. 25\u201333.","DOI":"10.1109\/MMUL.1994.318980"},{"key":"54_CR20","unstructured":"Cleland. O. Newton, \u201cA Synthesis Process applied to the Kalman Filter Benchmark,\u201d In Proc. of the Workshop on High-Level Synthesis, DRA Malvern, UK. ftp:\/\/ftp.ics.uci.edu\/pub\/hlsynth\/HLSynth92\/kalman"},{"key":"54_CR21","doi-asserted-by":"crossref","unstructured":"P. Athanas, H. Silverman, \u201cProcessor Reconfiguration through Instruction-Set Metamorphosis: Architecture and Compiler,\u201d IEEE Computer, vol. 26, n. 3, March 1993.","DOI":"10.1109\/2.204677"},{"key":"54_CR22","unstructured":"L. Agarwal, et al, \u201cAn Asynchronous Approach to Efficient Execution of Programs on Adaptive Architectures Utilizing FPGAs,\u201d In Proc. of the 2 nd IEEE Workshop on FPGAs for Custom Computing Machines (FCCM\u201994), Napa Valley, CA, USA, April 1994."},{"key":"54_CR23","unstructured":"D. Galloway, \u201cThe Transmogrifier Hardware Description Language and Compiler for FPGAs,\u201d In Proc. of the 3 rd IEEE Workshop on FPGAs for Custom Computing Machines(FCCM\u201995), Napa Valley, CA, USA, April 1995."},{"key":"54_CR24","doi-asserted-by":"crossref","unstructured":"Ouaiss, et al., \u201cAn Integrated Partioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures,\u201d In Proc. of the Reconfigurable Architectures Workshop (RAW\u201998), Orlando, Florida, USA, March 30, 1998.","DOI":"10.1007\/3-540-64359-1_669"},{"key":"54_CR25","unstructured":"J. Hammes, R. Rinker, W. B\u00f6hm, W. Najjar, B. Draper, R. Beveridge, \u201cCameron: High Level Language Compilation for Reconfigurable Systems,\u201d In Proc. of the Int. Conference on Parallel Architectures and Compilation Techniques (PACT\u201999), Newport Beach, A, USA, Oct. 12\u201316, 1999."},{"key":"54_CR26","unstructured":"Sze-Wei Ong, et al.,\u201cAutomatic Mapping of Multiple Applications to Multiple Adaptive Computing Systems,\u201d In IEEE 9 th Symposium on Field-Programmable Custom Computing Machines (FCCM\u201901), Rohnert Park, California, USA, April 30\u2013May 2, 2001."},{"key":"54_CR27","doi-asserted-by":"crossref","unstructured":"P. Banerjee, et al., \u201cA MATLAB Compiler For Distributed, Heterogeneous, Reconfigurable Computing Systems,\u201d In Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201900), Napa Valley, CA, USA, Apr. 17-19, 2000, pp. 39\u201348.","DOI":"10.1109\/FPGA.2000.903391"},{"issue":"2","key":"54_CR28","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/43.908452","volume":"20","author":"M. Weinhardt","year":"2001","unstructured":"M. Weinhardt, and W. Luk, \u201cPipeline Vectorization,\u201d In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 2. Feb. 2001, pp. 234\u2013233.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"54_CR29","doi-asserted-by":"crossref","unstructured":"Pedro Diniz, and Joonseok Park, \u201cAutomatic Synthesis of Data Storage and Control Structures for FPGA-based Computing Engines,\u201d In Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u2019OO), Napa Valley, CA, USA, Apr. 17\u201319, 2000, pp. 91\u2013100.","DOI":"10.1109\/FPGA.2000.903396"},{"key":"54_CR30","doi-asserted-by":"crossref","unstructured":"Maya Gokhale, and Janice M. Stone, \u201cNapa Compiling for a Hybrid\/FPGA Architecture,\u201d In Proc. of the IEEE 6 th Symposium on Field-Programmable Custom Computing Machines (FCCM\u201998), Napa Valley, CA, USA, April 1998, pp. 126\u2013135.","DOI":"10.1109\/FPGA.1998.707890"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44687-7_54","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:27:01Z","timestamp":1737052021000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44687-7_54"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540424994","9783540446873"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/3-540-44687-7_54","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}