{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:52:23Z","timestamp":1742385143754},"publisher-location":"Boston, MA","reference-count":21,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781475710144"},{"type":"electronic","value":"9780387354989"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/978-0-387-35498-9_43","type":"book-chapter","created":{"date-parts":[[2013,6,4]],"date-time":"2013-06-04T16:55:37Z","timestamp":1370364937000},"page":"485-496","source":"Crossref","is-referenced-by-count":10,"title":["An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Hor\u00e1cio C.","family":"Neto","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"43_CR1","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/FPGA.1993.279481","volume":"57","author":"X-P Long","year":"1993","unstructured":"X.-P.Long, H. Amano, \u201cWASMII: a Data Driven Computer on a Virtual Hardware,\u201d in Proc. 1st IEEE Workshop on FPGAs for Custom Computing Machines, Napa Valley, CA, USA, April 5\u20137, 1993, pp. 33\u201342.","journal-title":"Proc. 1st IEEE Workshop on FPGAs for Custom Computing Machines"},{"key":"43_CR2","unstructured":"Xilinx Inc., XC6000 Field Programmable Gate Arrays, version 1.10, April 24, 1997."},{"key":"43_CR3","first-page":"15","volume-title":"Proc. 6th IEEE Symposium on Field-Programmable Custom Computing Machines","author":"RD Hudson","year":"1998","unstructured":"R. D. Hudson, D. I. Lehn, and P. M. Athanas, \u201cA Run-Time Reconfigurable Engine for Image Interpolation\u201d, in Proc. 6th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, USA, April 15\u201317, 1998."},{"key":"43_CR4","first-page":"78","volume-title":"Proc. 6Th IEEE Symposium on Field-Programmable Custom Computing Machines","author":"SM Scalera","year":"1998","unstructured":"S. M. Scalera, J. R. Vazquez, \u201cThe Design and Implementation of a Context Switching FPGA,\u201d in Proc. 6Th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, USA, April 15\u201317, pp. 78\u201385, 1998."},{"key":"43_CR5","first-page":"22","volume-title":"Proc. 5th IEEE Symposium on Field-Programmable Custom Computing Machines","author":"S Trimberger","year":"1997","unstructured":"S. Trimberger, D. Carberry, A. Johnson, J. Wong, \u201cA Time-Multiplexed FPGA,\u201d in Proc. 5th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, USA, April 16\u201318, pp. 22\u201328, 1997."},{"key":"43_CR6","unstructured":"T. Fujii, et al, \u201cA Dynamically Reconfigurable Logic Engine with a Multi-Context\/MultiMode Unified-Cell Architecture,\u201d in Proc. IEEE Intl Solid State Circuits Conference, SA, CA, Feb. 15\u201317, 1999. See http:\/\/www.nec.co.jp\/english\/today\/newsrel\/9902\/1502.html."},{"key":"43_CR7","unstructured":"A. DeHon, Reconfigurable Architectures for General Purpose Computing, PhD Thesis, AI Technical Report 1586, MIT, 545 Technology Sq., Cambridge, MA02139, Sept. 1996, \n                  http:\/\/www.ai.mit.edu\/people\/andre\/phd.html\n                  \n                ."},{"issue":"4598","key":"43_CR8","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirkpatrick","year":"1983","unstructured":"S. Kirkpatrick, C. Gelatt, Jr., and M. Vecchi, \u201cOptimization by Simulated Annealing, \u201d Science, Vol. 220, No. 4598, May 1983, pp. 671\u2013680.","journal-title":"Science"},{"key":"43_CR9","unstructured":"M. Vasilko, D. Ait-Boudaoud, \u201cArchitectural Synthesis Techniques for Dynamically Re-configurable Logic,\u201d in Proc. 6th Int\u2019l Workshop on Field-Programmable Logic and Applications, D.rmstadt, Germany, Sept. 23\u201325, 1996, LNCS, vol. 1142, Springer-Verlag, 1996, pp. 290\u2013296."},{"key":"43_CR10","unstructured":"G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw Hill, 1994."},{"key":"43_CR11","doi-asserted-by":"crossref","unstructured":"D. Chang, M. Marek-Sadowska, \u201cBuffer Minimization and Time-multiplexed I\/O on Dy-namically Reconfigurable FPGAs,\u201d in Proc. 5th ACM Intl Symposium on FPGAs, Monterey, CA, USA, 1997, pp. 142\u2013148.","DOI":"10.1145\/258305.258331"},{"key":"43_CR12","first-page":"22","volume-title":"Proc. 6th Acm Intl Symposium","author":"D Chang","year":"1998","unstructured":"D. Chang, M. Marek-Sadowska, \u201cPartitioning Sequential Circuits on Dynamically Reconfigurable FPGAs,\u201d inProc. 6th ACM Int\u2019l Symposium on FPGAs, Monterey, CA, USA, February 22\u201324, 1998."},{"key":"43_CR13","first-page":"22","volume-title":"Proc.6th Symposium on","author":"S Trimberger","year":"1998","unstructured":"S. Trimberger, \u201cScheduling Designs into a Time-Multiplexed FPGA,\u201d in Proc. 6th ACM Intl Symposium on FPGAs, Monterey, CA, USA, February 22\u201324, 1998."},{"key":"43_CR14","doi-asserted-by":"crossref","unstructured":"H. Liu and D. F. Wong, \u201cNetwork flow based circuit partitioning for time-multiplexed FPGAs,\u201d in Proc. ACM\/IEEE Int\u2019l Conference on CAD, San Jose, CA, USA, Nov., 1998.","DOI":"10.1145\/288548.289077"},{"key":"43_CR15","first-page":"21","volume-title":"Proc. 7Th Intl Symposium","author":"H Liu","year":"1999","unstructured":"H. Liu and D. F. Wong, \u201cCircuit partitioning for dynamically reconfigurable FPGAs,\u201d in Proc. 7Th ACM Intl Symposium on FPGAs, Monterey, CA, USA, Feb 21\u201323, 1999."},{"key":"43_CR16","first-page":"30","volume-title":"Proc. 5th Reconfigurable Architectures Workshop","author":"I Ouaiss","year":"1998","unstructured":"I. Ouaiss, et al., \u201cAn Integrated Partioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures,\u201d in Proc. 5th Reconfigurable Architectures Workshop, Orlando, Florida, USA, March 30, 1998."},{"key":"43_CR17","first-page":"389","volume":"2326","author":"M Kaul","year":"1998","unstructured":"M. Kaul, R. Vemuri, \u201cOptimal Temporal Partitioning and Synthesis for Reconfigurable Architectures,\u201d in Proc. Design, Automation & Test in Europe, Paris, France, Feb. 23\u201326, 1998, pp. 389\u2013396.","journal-title":"Feb"},{"key":"43_CR18","first-page":"340","volume":"57","author":"KM Puma","year":"1998","unstructured":"K. M. GajjalaPuma, and D. Bhatia, \u201cPartitioning in Time: A Paradigm for Reconfigurable Computing\u201d, in Proc. IEEE Int\u2019l Conference on Computer Design, Austin, Texas, USA, October 5\u20137, 1998, pp. 340\u2013345.","journal-title":"Proc. IEEE Intl Conference on Computer Design"},{"key":"43_CR19","volume-title":"Macro-Based Hardware Compilation of JavaTM Bytecodes into a Dynamic Reconfigurable Computing System, in Proc. 7Th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, USA, April 2123","author":"JMP Cardoso","year":"1999","unstructured":"J. M. P. Cardoso, and H. C. Neto, \u201cMacro-Based Hardware Compilation of JavaTM Bytecodes into a Dynamic Reconfigurable Computing System,\u201d in Proc. 7Th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, USA, April 2123, 1999, Kenneth Pocek and Jeffrey Arnold, eds., IEEE Computer Society Press."},{"key":"43_CR20","first-page":"263","volume":"2","author":"PG Paulin","year":"1986","unstructured":"P. G. Paulin, J. P. Knight, and E. F. Girczyc, \u201cHAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis,\u201din Proc. 23rd Design Automation Conference, June 29-July 2, 1986, 263\u2013270.","journal-title":"Proc. 23rd Design Automation Conference"},{"key":"43_CR21","unstructured":"R. Jain, A. Parker, N. Park, \u201cModule Selection for Pipelined Synthesis, \u201d in Proc. 251h Design Automation Conference, 1988, 542\u2013547."}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI: Systems on a Chip"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-35498-9_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T10:00:53Z","timestamp":1557741653000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-35498-9_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9781475710144","9780387354989"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-35498-9_43","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2000]]}}}