{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:27:12Z","timestamp":1737437232926,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":18,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_3","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"25-39","source":"Crossref","is-referenced-by-count":2,"title":["A Comparison of Layout Implementations of Pipelined and Non-Pipelined Signed Radix-4 Array Multiplier and Modified Booth Multiplier Architectures"],"prefix":"10.1007","author":[{"given":"Leonardo L.","family":"Oliveira","sequence":"first","affiliation":[]},{"given":"Cristiano","family":"Santos","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Ferr\u00e3o","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9","family":"Monteiro","sequence":"additional","affiliation":[]},{"given":"Jo\u00e3o Baptista","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1_3","doi-asserted-by":"crossref","unstructured":"Callaway, T.; Swartzlander, E. Optimizing multipliers for WSI. In Fifth Annual IEEE International Conference on Wafer Scale Integration, pages 85-94, 1993.","DOI":"10.1109\/ICWSI.1993.255270"},{"key":"3_CR2_3","first-page":"53","volume":"4","author":"B Cherkauer","year":"1996","unstructured":"Cherkauer, B; Friedman, E. A Hybrid Radix-4\/Radix-8 Low Power, High Speed Multiplier Architecture for Wide Bit Widths. In IEEE International Symposium on Circuits and Systems, volume 4, pages 53-56, 1996.","journal-title":"In IEEE International Symposium on Circuits and Systems"},{"key":"3_CR3_3","unstructured":"Wang, Y.; Jiang, Y.; Sha, E. On Area-Efficient Low Power Array Multipliers. In the 8th IEEE International Conference on Electronics, Circuits and Systems, pages 1429-1432, 2001"},{"key":"3_CR4_3","doi-asserted-by":"crossref","unstructured":"Costa E. da; Monteiro J., and S. Bampi. A New Architecture for 2's Complement Gray Encoded Array Multiplier. In Proceedings Symposium on Integrated Circuits and Systems, pages 14-19, 2002.","DOI":"10.1109\/SBCCI.2002.1137631"},{"key":"3_CR5_3","unstructured":"Costa, E., Monteiro, J., Bampi, S. A New Architecture for Signed Radix-2m Pure Array Multiplier. IEEE ICCD, September 2002."},{"key":"3_CR6_3","unstructured":"Costa, E., Bampi, S., Monteiro, J. A New Pipelined Array Architecture for Signed Multiplication. 16th SBCCI, September 2003."},{"key":"3_CR7_3","doi-asserted-by":"crossref","unstructured":"Gallagher, W. and Swartzlander, E. High Radix Both Multipliers Using Reduced Area Adder Trees. In Twenty-Eighth Asilomar Conference on Signals, Systems and Computers, volume I, pages 545-549, 1994.","DOI":"10.1109\/ACSSC.1994.471512"},{"key":"3_CR8_3","unstructured":"Genderen, A. J. SLS: An Efficient Switch-Level Timing Simulator Using Min-Max Voltage Waveforms. Proceedings of VLSI Conference, pages 79-88, 1989."},{"key":"3_CR9_3","doi-asserted-by":"publisher","first-page":"1676","DOI":"10.1109\/4.641687","volume":"32","author":"G. Goto","year":"1997","unstructured":"Goto, G.; et al. A 4.1-ns Compact 54 x 54-b Multiplier Utilizing Sign-Select Booth Encoders. IEEE Journal of Solid-State Circuits, 32:1676-1682, 1997.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3_CR10_3","first-page":"345","volume":"5","author":"Goldovsky","year":"2000","unstructured":"Goldovsky and et al. Design and Implementation of a 16 by 16 Low Power Two's Complement Multiplier. In IEEE International Symposium on Circuits and Systems, volume 5, pages 345-348, 2000.","journal-title":"In IEEE International Symposium on Circuits and Systems"},{"key":"3_CR11_3","unstructured":"Hwang, K. Computer Arithmetic -Principles, Architecture and Design. John Wiley & Sons, 1979."},{"key":"3_CR12_3","unstructured":"Synopsys PrimeTime Design Reference Manual, 2004."},{"key":"3_CR13_3","doi-asserted-by":"publisher","first-page":"1535","DOI":"10.1109\/4.540066","volume":"31","author":"I. Khater","year":"1996","unstructured":"Khater, I.; Bellaouar, A.; Elmasry, M. Circuit Techniques for CMOS Low-Power, High-Performance Multipliers. IEEE Journal of Solid-State Circuits, 31:1535-1546, 1996.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3_CR14_3","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1109\/4.52161","volume":"25","author":"K. Yano","year":"1990","unstructured":"Yano, K. andet al. A 3.8-ns CMOS 16 x 16-b Multiplier Using Complementary Pass Transistor Logic. Journal of solid-State Circuits, 25:388-395, 1990.","journal-title":"Journal of solid-State Circuits"},{"key":"3_CR15_3","first-page":"415","volume":"10","author":"F. A Moraes","year":"1999","unstructured":"Moraes, F. A Virtual CMOS Library Approach for Fast Layout Synthesis. In: IFIP TC10 WG10.5 International Conference on Very Large Scale Integration, 10, pages 415-426, 1999.","journal-title":"In: IFIP TC10 WG10.5 International Conference on Very Large Scale Integration"},{"key":"3_CR16_3","doi-asserted-by":"crossref","unstructured":"Seidel, P., Mcfearin, L. and Matula, D. Binary Multiplication Radix-32 and Radix-256. In 15th Symposium on Computer Arithmetic, pages 23-32, 2001.","DOI":"10.1109\/ARITH.2001.930100"},{"key":"3_CR17_3","unstructured":"Sentovich, E. and et al. SIS: A System for Sequential Circuit Synthesis. Technical report, University of California at Berkeley, UCB\/ERL -Memorandum n\u00b0 M92\/41, 1992."},{"key":"3_CR18_3","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"C Wallace","year":"1964","unstructured":"Wallace, C. A Suggestion for a Fast Multiplier. IEEE Transactions on Electronic Computers, 13:14-17, 1964.","journal-title":"IEEE Transactions on Electronic Computers"}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:05:45Z","timestamp":1737414345000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_3","relation":{},"subject":[]}}