{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:12:25Z","timestamp":1747807945281,"version":"3.40.3"},"publisher-location":"New York, NY","reference-count":45,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461400608"},{"type":"electronic","value":"9781461400615"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4614-0061-5_11","type":"book-chapter","created":{"date-parts":[[2011,8,8]],"date-time":"2011-08-08T16:38:16Z","timestamp":1312821496000},"page":"261-289","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["REFLECT: Rendering FPGAs to Multi-core Embedded Computing"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Pedro C.","family":"Diniz","sequence":"additional","affiliation":[]},{"given":"Zlatko","family":"Petrov","sequence":"additional","affiliation":[]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[]},{"given":"Hans","family":"van Someren","sequence":"additional","affiliation":[]},{"given":"Fernando","family":"Gon\u00e7alves","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9 Gabriel F.","family":"de Coutinho","sequence":"additional","affiliation":[]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[]},{"given":"Bryan","family":"Olivier","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]},{"given":"Juergen","family":"Becker","sequence":"additional","affiliation":[]},{"given":"Georgi","family":"Kuzmanov","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Thoma","sequence":"additional","affiliation":[]},{"given":"Lars","family":"Braun","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"K\u00fchnle","sequence":"additional","affiliation":[]},{"given":"Razvan","family":"Nane","sequence":"additional","affiliation":[]},{"given":"Vlad Mihai","family":"Sima","sequence":"additional","affiliation":[]},{"given":"Kamil","family":"Kr\u00e1tk\u00fd","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9 Carlos","family":"Alves","sequence":"additional","affiliation":[]},{"given":"Jo\u00e3o Canas","family":"Ferreira","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,7,4]]},"reference":[{"key":"11_CR1_11","doi-asserted-by":"crossref","unstructured":"K. Paulsson, M. H\u00fcbner, and J. Becker, \u201cStrategies to On- Line Failure Recovery in Self- Adaptive Systems based on Dynamic and Partial Reconfiguration,\u201d in First NASA\/ESA Conf. on Adaptive Hardware and Systems (AHS\u20192006), 15\u201318 June 2006, pp. 288\u2013291.","DOI":"10.1109\/AHS.2006.67"},{"key":"11_CR2_11","doi-asserted-by":"crossref","unstructured":"G. Kiczales, \u201cAspect-Oriented Programming,\u201d in ACM Computing Surveys (CSUR), special issue: position statements on strategic directions in computing research, 1996. 28(4es).","DOI":"10.1145\/242224.242420"},{"issue":"10","key":"11_CR3_11","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1145\/383845.383853","volume":"44","author":"T Elrad","year":"2001","unstructured":"T. Elrad, R. Filman, A. Bader, \u201cAspect-Oriented Programming,\u201d in Communications of the ACM, Vol. 44, Issue 10, Oct. 2001, pp. 29\u201332.","journal-title":"Communications of the ACM"},{"key":"11_CR4_11","doi-asserted-by":"crossref","unstructured":"G. Kiczales, J. Lamping, A. Mendhekar, C. Maeda, C. Lopes, J.-M. Loingtier, and J. Irwin, \u201cAspect Oriented Programming,\u201d in Proc. of the European Conference on Object-Oriented Programming (ECOOP\u201997), Finland. Springer-Verlag LNCS 1241. June 1997.","DOI":"10.1007\/BFb0053381"},{"key":"11_CR5_11","doi-asserted-by":"crossref","unstructured":"J. Irwin, J.-M. Loingtier, J. Gilbert, G. Kiczales, J. Lamping, A. Mendhekar, and T. Shpeisman, \u201cAspect-Oriented Programming of Sparse Matrix Code,\u201d in Proc. Int\u2019l Scientific Computing in Object-Oriented Parallel Environments (ISCOPE\u201997), Springer-Verlag, LNCS 1343, 1997, pp. 249\u2013256.","DOI":"10.1007\/3-540-63827-X_68"},{"issue":"11","key":"11_CR6_11","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TC.2004.104","volume":"53","author":"S Vassiliadis","year":"2004","unstructured":"S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov, and E. Panainte, \u201cThe Molen Polymorphic Processor,\u201d in IEEE Trans. on Computers, Nov. 2004, 53(11):1363\u20131375.","journal-title":"IEEE Trans. on Computers"},{"key":"11_CR7_11","doi-asserted-by":"crossref","unstructured":"D. Boland, and G. Constantinides, \u201cAutomated Precision Analysis: A Polynomial Algebraic Approach\u201d in Proc. IEEE Int\u2019l Symp. on Field-Programmable Custom Computing Machines (FCCM\u201910), 2\u20134 May, 2010, pp. 157\u2013164.","DOI":"10.1109\/FCCM.2010.32"},{"key":"11_CR8_11","doi-asserted-by":"crossref","unstructured":"J. Clark, G. Constantinides, and P. Cheung, \u201cWord-length selection for power minimization via nonlinear optimization,\u201d in ACM Trans. Design Autom. Electron. Syst. (TODAES), 14(3), May 2009.","DOI":"10.1145\/1529255.1529261"},{"key":"11_CR9_11","doi-asserted-by":"crossref","unstructured":"D. Lee, J. Villasenor, \u201cA Bit-Width Optimization Methodology for Polynomial-Based Function Evaluation,\u201d in IEEE Trans. on Computers, April, 2007, pp. 567\u2013571.","DOI":"10.1109\/TC.2007.1013"},{"key":"11_CR10_11","doi-asserted-by":"crossref","unstructured":"W. Osborne, R. Cheung, J. Coutinho, W. Luk, and O. Mencer, \u201cAutomatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems,\u201d in Proc. IEEE Int\u2019l Conf. on Field Programmable Logic and Applications (FPL\u201907), 27\u201329 Aug. 2007, pp. 617\u2013620.","DOI":"10.1109\/FPL.2007.4380730"},{"key":"11_CR11_11","doi-asserted-by":"crossref","unstructured":"A. DeHon, J. Adams, M. DeLorimier, N. Kapre, Y. Matsuda, H. Naeimi, M. Vanier, and M. Wrighton, \u201cDesign Patterns for Reconfigurable Computing,\u201d in Proc. IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM\u201904), April 20\u201323, 2004, pp. 13\u201323.","DOI":"10.1109\/FCCM.2004.29"},{"key":"11_CR12_11","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1023\/A:1007963408438","volume":"21","author":"Z Li","year":"1998","unstructured":"Z. Li, and T. Bui, \u201cRobot Path Planning Using Fluid Model,\u201d in Journal of Intelligent and Robotic Systems, v. 21, 1998, pp. 29\u201350.","journal-title":"Journal of Intelligent and Robotic Systems"},{"issue":"2","key":"11_CR13_11","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1109\/3468.833100","volume":"30","author":"K Valavanis","year":"2000","unstructured":"K. Valavanis, T. Hebert, R. Kolluru, and N. Tsourveloudis, \u201cMobile Robot Navigation in 2-D Dynamic Environments Using an Electrostatic Potential Field,\u201d in IEEE Trans. Sys. and Cybernetics, 30(2), March 2000, pp. 187\u2013196.","journal-title":"IEEE Trans. Sys. and Cybernetics"},{"key":"11_CR14_11","unstructured":"ISO\/IEC 11172\u20133 \u201cInformation technology \u2013 Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit\/s \u2013 Part 3: Audio\u201d."},{"key":"11_CR15_11","unstructured":"ISO\/IEC 13818\u20133 \u201cInformation technology \u2013 Generic coding of moving pictures and \u00adassociated audio information \u2013 Part 3: Audio\u201d."},{"key":"11_CR16_11","doi-asserted-by":"crossref","unstructured":"R. L\u00e4mmel, E. Visser, and J. Visser, \u201cStrategic programming meets adaptive programming,\u201d In Proc. 2nd Int\u2019l Conf. on Aspect-Oriented Software Development (AOSD\u201903), Boston, Mass., March 17\u201321, 2003. ACM, New York, NY, USA, pp. 168\u2013177.","DOI":"10.1145\/643603.643621"},{"key":"11_CR17_11","unstructured":"J. Gradecki, and N. Lesiecki, Mastering AspectJ: Aspect-Oriented Programming in Java, Wiley, 2003."},{"key":"11_CR18_11","doi-asserted-by":"crossref","unstructured":"W. Luk, J. Coutinho, T. Todman, Y. Lam, W. Osborne, K. Susanto, Q. Liu, and W. Wong, \u201cA High-Level Compilation Toolchain for Heterogeneous Systems,\u201d in Proc. IEEE Int\u2019l SOC Conference (SOCC\u201809), Sept. 2009, pp. 9\u201318.","DOI":"10.1109\/SOCCON.2009.5398108"},{"key":"11_CR19_11","unstructured":"ACE CoSy compiler development system, http:\/\/www.ace.nl\/compiler\/cosy.html."},{"key":"11_CR20_11","unstructured":"ACE \u2013 Associated Compiler Experts bv., \u201cCoSy CCMIR Definition\u201d, Ref. CoSy-8002-ccmir, 2008."},{"key":"11_CR21_11","doi-asserted-by":"crossref","unstructured":"Y. Yankova, K. Bertels, S. Vassiliadis, R. Meeuws, and A. Virginia, \u201cAutomated HDL Generation: Comparative Evaluation,\u201d In Proc. Int\u2019l Symp. on Circuits and Systems (ISCAS\u201907), May 2007, pp. 2750\u20132753.","DOI":"10.1109\/ISCAS.2007.378622"},{"key":"11_CR22_11","unstructured":"J. Cardoso, P. Diniz, M. Monteiro, J. Fernandes, and J. Saraiva, \u201cA Domain-Specific Aspect Language for Transforming MATLAB Programs,\u201d in Domain-Specific Aspect Language Workshop (DSAL\u20192010), part of AOSD\u20192010, Rennes & Saint Malo, France, March 15\u201319, 2010."},{"key":"11_CR23_11","doi-asserted-by":"crossref","unstructured":"J. Cardoso, and P. Diniz, Compilation Techniques for Reconfigurable Architectures, Springer, Oct. 2008.","DOI":"10.1007\/978-0-387-09671-1"},{"issue":"4","key":"11_CR24_11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1749603.1749604","volume":"42","author":"J Cardoso","year":"2010","unstructured":"J. Cardoso, P. Diniz, and M. Weinhardt, \u201cCompiling for Reconfigurable Computing: A Survey,\u201d in ACM Computing Surveys (CSUR), Vol. 42, No. 4, Article 13, June 2010, pp. 1\u201365.","journal-title":"ACM Computing Surveys (CSUR)"},{"issue":"2\u20133","key":"11_CR25_11","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1016\/j.micpro.2004.06.007","volume":"29","author":"P Diniz","year":"2005","unstructured":"P. Diniz, M. Hall, J. Park, B. So and H. Ziegler, \u201cAutomatic Mapping of C to FPGAs with the DEFACTO Compilation and Synthesis Systems,\u201d in Elsevier Journal on Microprocessors and Microsystems, Vol. 29, Issues 2\u20133, 1 April 2005, pp. 51\u201362.","journal-title":"Elsevier Journal on Microprocessors and Microsystems"},{"issue":"2","key":"11_CR26_11","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1109\/MDT.2003.1188264","volume":"20","author":"J Cardoso","year":"2003","unstructured":"J. Cardoso, and H. Neto, \u201cCompilation for FPGA-Based Reconfigurable Hardware,\u201d in IEEE Design & Test of Computers Magazine, March\/April, 2003, vol. 20, no.2, pp. 65\u201375.","journal-title":"IEEE Design & Test of Computers Magazine"},{"issue":"2","key":"11_CR27_11","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/43.908452","volume":"20","author":"M Weinhardt","year":"2001","unstructured":"M. Weinhardt, W. Luk, \u201cPipeline vectorization,\u201d in IEEE Trans. on CAD of Integrated Circuits and Systems, 20(2), 2001, pp. 234\u2013248.","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"issue":"3","key":"11_CR28_11","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TCAD.2009.2013541","volume":"28","author":"Q Liu","year":"2009","unstructured":"Q. Liu, G. Constantinides, K. Masselos, and P. Cheung, \u201cCombining Data Reuse with Data-Level Parallelization for FPGA Targeted Hardware Compilation: A Geometric Programming Framework\u201d, in IEEE Trans. on Computer-Aided Design, Vol. 28, Issue 3, March 2009, pp. 305\u2013315","journal-title":"IEEE Trans. on Computer-Aided Design"},{"issue":"12","key":"11_CR29_11","doi-asserted-by":"publisher","first-page":"1520","DOI":"10.1109\/TC.2005.201","volume":"54","author":"D Lee","year":"2005","unstructured":"D. Lee, A. Abdul Gaffar, O. Mencer, and W. Luk, \u201cOptimizing hardware function evaluation,\u201d in IEEE Transactions on Computers, vol. 54, no. 12, Dec. 2005, pp. 1520\u20131531.","journal-title":"IEEE Transactions on Computers"},{"key":"11_CR30_11","doi-asserted-by":"crossref","unstructured":"Y. Yankova, K. Bertels, S. Vassiliadis, R. Meeuws, and A. Virginia, \u201cAutomated HDL Generation: Comparative Evaluation,\u201d In Proc. Int\u2019l Symp. on Circuits and Systems (ISCAS2007), May 2007.","DOI":"10.1109\/ISCAS.2007.378622"},{"key":"11_CR31_11","doi-asserted-by":"crossref","unstructured":"E. Panainte, K. Bertels, and S. Vassiliadis, \u201cThe Molen Compiler for Reconfigurable Processors,\u201d in ACM Trans. in Embedded Computing Systems (TECS), 6(1), Article 6, Feb. 2007.","DOI":"10.1145\/1210268.1210274"},{"issue":"2","key":"11_CR32_11","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1007\/s11265-006-7268-0","volume":"43","author":"E Panainte","year":"2006","unstructured":"E. Panainte, K. Bertels, and S. Vassiliadis, \u201cInterprocedural Compiler Optimization for Partial Run-Time Reconfiguration,\u201d in Journal of VLSI Signal Processing, 43(2), June 2006, pp. 161\u2013172.","journal-title":"Journal of VLSI Signal Processing"},{"issue":"10","key":"11_CR33_11","doi-asserted-by":"publisher","first-page":"1362","DOI":"10.1109\/TC.2003.1234532","volume":"52","author":"J Cardoso","year":"2003","unstructured":"J. Cardoso, \u201cOn Combining Temporal Partitioning and Sharing of Functional Units in Compilation for Reconfigurable Architectures,\u201d in IEEE Trans. on Computers, Vol. 52, No. 10, Oct. 2003, pp. 1362\u20131375.","journal-title":"IEEE Trans. on Computers"},{"key":"11_CR34_11","doi-asserted-by":"crossref","unstructured":"Q. Liu, T. Todman, J. Coutinho, W. Luk, and G. Constantinides, \u201cOptimising designs by combining model-based and pattern-based transformations\u201d, in Proc. 19th Int\u2019l Conf. on Field Programmable Logic and Applications (FPL\u201909), Aug. 31-Sept. 2, 2009, pp. 308\u2013313.","DOI":"10.1109\/FPL.2009.5272283"},{"key":"11_CR35_11","doi-asserted-by":"crossref","unstructured":"J. Coutinho, J. Jiang, and W. Luk, \u201cInterleaving behavioral and cycle-accurate descriptions for reconfigurable hardware compilation,\u201d in Proc. IEEE Symp. on Field Programmable Custom Computing Machines (FCCM\u201905), 18\u201320 April, 2005, pp. 245\u2013254.","DOI":"10.1109\/FCCM.2005.44"},{"issue":"5","key":"11_CR36_11","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1109\/MM.2010.91","volume":"30","author":"K Bertels","year":"2010","unstructured":"K. Bertels, V. Sima, Y. Yankova, G. Kuzmanov, W. Luk, J. Coutinho, F. Ferrandi, C. Pilato, M. Lattuada, D. Sciuto, A. Michelotti, \u201cHArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms,\u201d in IEEE Micro, 30(5): 2010, pp. 88\u201397.","journal-title":"IEEE Micro"},{"key":"11_CR37_11","unstructured":"M. Bowen, Handel-C Language Ref. Manual, Embedded Solutions Ltd., 2.1 ed., 1998."},{"key":"11_CR38_11","unstructured":"Mitrionics AB Inc., The Mitrion Processor, Product Overview, Sweden, 2005. http:\/\/www.mitrion.com (accessed on Dec. 2010)."},{"key":"11_CR39_11","unstructured":"Nallatech, http:\/\/www.nallatech.com (accessed on Dec. 2010)."},{"issue":"3","key":"11_CR40_11","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MC.2007.107","volume":"40","author":"J Tripp","year":"2007","unstructured":"J. Tripp, M. Gokhale, K. Peterson, \u201cTrident: From High-Level Language to Hardware Circuitry,\u201d in IEEE Computer, March 2007, vol. 40, no 3, pp. 28\u201337.","journal-title":"IEEE Computer"},{"key":"11_CR41_11","unstructured":"M. Gokhale, J. Stone, J. Arnold, and M. Kalinowski, \u201cStream-Oriented FPGA Computing in the Streams-C High Level Language,\u201d in Proc. IEEE Symp. on FPGAs for Custom Computing Machines (FCCM\u201900), April 2000, pp. 126\u2013135."},{"key":"11_CR42_11","doi-asserted-by":"crossref","unstructured":"Z. Guo, W. Najjar, and A. Buyukkurt, \u201cEfficient Hardware Code Generation for FPGAs,\u201d in ACM Trans. on Architecture and Compiler Optimizations (TACO) Vol. 5, No. 1, Article 6, May 2008.","DOI":"10.1145\/1369396.1369402"},{"key":"11_CR43_11","unstructured":"Impulse Accelerated Technologies, Inc., http:\/\/www.impulseaccelerated.com\/ (Dec. 2010)."},{"key":"11_CR44_11","unstructured":"Catapult C Synthesis Overview, http:\/\/www.mentor.com\/esl\/catapult\/ (Dec. 2010)."},{"key":"11_CR45_11","doi-asserted-by":"crossref","unstructured":"C. Huang, S. Ravi, A. Raghunathan, and N. Jha, \u201cSynthesis of heterogeneous distributed \u00adarchitectures for memory-intensive applications,\u201d in Proc. Int\u2019l Conf. Computer-Aided Design (ICCAD\u201903), Nov. 2003, pp. 46\u201353.","DOI":"10.1109\/ICCAD.2003.159669"}],"container-title":["Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-0061-5_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,8]],"date-time":"2025-03-08T11:22:56Z","timestamp":1741432976000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4614-0061-5_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9781461400608","9781461400615"],"references-count":45,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-0061-5_11","relation":{},"subject":[],"published":{"date-parts":[[2011]]},"assertion":[{"value":"4 July 2011","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}