{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T16:10:29Z","timestamp":1746115829799,"version":"3.40.4"},"publisher-location":"New York, NY","reference-count":57,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461417903"},{"type":"electronic","value":"9781461417910"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-1791-0_8","type":"book-chapter","created":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:31:25Z","timestamp":1367454685000},"page":"245-277","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["High-Performance Data Processing Over N-ary Trees"],"prefix":"10.1007","author":[{"given":"Valery","family":"Sklyarov","sequence":"first","affiliation":[]},{"given":"Iouliia","family":"Skliarova","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,2,28]]},"reference":[{"key":"8_CR1","unstructured":"Altera product catalog, version 11.0, 2011. Available at: www.altera.com\/literature\/sg\/product-catalog.pdf"},{"issue":"8","key":"8_CR2","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"35","author":"R.E. Bryant","year":"1986","unstructured":"R.E. Bryant, Graph-based algorithms for boolean function manipulation. IEEE Trans. Comput. 35(8), 677\u2013691 (1986)","journal-title":"IEEE Trans. Comput."},{"key":"8_CR3","unstructured":"F.M. Carrano, Data Abstraction and Problem Solving with C++: Walls and Mirrors (Addison Wesley, Boston, 2005), 968 pp"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"R.D. Chamberlain, N. Ganesan, Sorting on architecturally diverse computer systems, in Proc. 3rd Int. Workshop on High-Performance Reconf. Comp. Techn. and App. \u2013 HPRCTA\u201909, New York, USA, 2009, pp. 39\u201346","DOI":"10.1145\/1646461.1646466"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"P.P. Chu, FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version (Willey, Hoboken, 2008), 440 pp","DOI":"10.1002\/9780470231630"},{"key":"8_CR6","unstructured":"T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algorithms, 2nd edn. (MIT Press, Cambridge, 2003), 1180 pp"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"J.D. Davis, Z. Tan, F. Yu, L. Zhang, A practical reconfigurable hardware accelerator for Boolean satisfiability solvers, in Proc. 45 th ACM\/IEEE Design Automation Conference \u2013 DAC\u20192008, Anaheim, California, USA, 2008, pp. 780\u2013785","DOI":"10.1145\/1391469.1391669"},{"key":"8_CR8","unstructured":"Digilent Products (Digilent Inc., Pullman, 2013), Available at: http:\/\/www.digilentinc.com"},{"key":"8_CR9","unstructured":"S.A. Edwards, Design languages for embedded systems. Computer Science Technical Report CUCS-009\u201303. Columbia University, 2003"},{"issue":"6","key":"8_CR10","doi-asserted-by":"publisher","first-page":"742","DOI":"10.1109\/43.766725","volume":"18","author":"A. Girault","year":"1999","unstructured":"A. Girault, B. Lee, E.A. Lee, Hierarchical finite state machines with multiple concurrency models. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 18(6), 742\u2013760 (1999)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"N.K. Govindaraju, J. Gray, R. Kumar, D. Manocha, GPUTeraSort: High performance graphics co-processor sorting for large database management, in Proc. 2006 ACM SIGMOD Int\u2019l Conf. on Management of Data, Chicago, IL, USA, 2006, pp. 325\u2013336","DOI":"10.1145\/1142473.1142511"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"D.J. Greaves, S. Singh, Kiwi: Synthesis of FPGA circuits from parallel programs, in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM\u201908, 2008, pp. 3\u201312","DOI":"10.1109\/FCCM.2008.46"},{"key":"8_CR13","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1090\/dimacs\/035\/02","volume":"35","author":"J. Gu","year":"1997","unstructured":"J. Gu, P.W. Purdom, J. Franco, B.W. Wah, Algorithms for the satisfiability (SAT) problem: a\u00a0survey. DIMACS Ser. Discrete Math. Theor. Comput. Sci. 35, 19\u2013151 (1997)","journal-title":"DIMACS Ser. Discrete Math. Theor. Comput. Sci."},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"S.S. Huang, A. Hormati, D.F. Bacon, R. Rabbah, Liquid metal: object-oriented programming across the hardware\/software boundary, in European Conf. on Object-Oriented Programming, Paphos, Cyprus, 2008, pp. 76\u2013103","DOI":"10.1007\/978-3-540-70592-5_5"},{"key":"8_CR15","unstructured":"D.E. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching, 2nd edn. (Addison-Wesley, Reading, 1998), 780 pp"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"S. Lee, S. Yoo, K. Shoi, Reconfigurable SoC design with hierarchical FSM and synchronous dataflow model, in Proc. 10th Int. Symp. on Hardware\/software codesign, Estes Park, USA, 2002, pp. 199\u2013204","DOI":"10.1145\/774789.774830"},{"key":"8_CR17","volume-title":"Processador com Conjunto de Instru\u00e7\u00f5es Vari\u00e1vel Remotamente","author":"J. Lima","year":"2009","unstructured":"J. Lima, Processador com Conjunto de Instru\u00e7\u00f5es Vari\u00e1vel Remotamente. M.Sc. thesis. University of Aveiro, 2009"},{"key":"8_CR18","unstructured":"T. Lin, Mobile Ad-hoc Network Routing Protocols: Methodologies and Applications, Ph.D. thesis, Blacksburg, Virginia, 2004"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"H. Lonn, J. Axelsson, A comparison of fixed-priority and static cyclic scheduling for distributed automotive control application, in Proc. 11th Euromicro Conference on Real-Time Systems, York, England, 1999, pp. 142\u2013149","DOI":"10.1109\/EMRTS.1999.777460"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"T. Maruyama, M. Takagi, T. Hoshino, Hardware implementation techniques for recursive calls and loops, in Proc. Proc. 9th Int. workshop on Field Programmable Logic and Applications \u2013 FPL\u201999, Glasgow, UK, 1999, pp. 450\u2013455","DOI":"10.1007\/978-3-540-48302-1_52"},{"key":"8_CR21","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1007\/s11214-007-9288-x","volume":"136","author":"R.A. Mewaldt","year":"2008","unstructured":"R.A. Mewaldt, C.M.S. Cohen, W.R. Cook et al., The low-energy telescope (LET) and SEP central electronics for the STEREO mission. Space Sci. Rev. 136, 285\u2013362 (2008)","journal-title":"Space Sci. Rev."},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, Parallel FPGA-based implementation of recursive sorting algorithms, in Proc. 2010 Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig 2010, Cancun, Mexico, 2010, pp. 121\u2013126","DOI":"10.1109\/ReConFig.2010.30"},{"key":"8_CR23","unstructured":"D. Mihhailov, Hardware Implementation of Recursive Sorting Algorithms Using Tree-like Structures and HFSM Models, Ph.D. thesis, Tallinn University of Technology, 2012"},{"key":"8_CR24","unstructured":"A. Mitra, M.R. Vieira, P. Bakalov, V.J. Tsotras, W. Najjar, Boosting XML Filtering through a scalable FPGA-based architecture, in Proc. 4th Biennial Conference on Innovative Data Systems Research - CIDR, Asilomar, CA, USA, 2009"},{"key":"8_CR25","doi-asserted-by":"crossref","unstructured":"R. Mueller, J. Teubner, G. Alonso, Data processing on FPGAs, in Proc. VLDB Endowment, vol. 2(1), Lyon, France, 2009, pp. 910\u2013921","DOI":"10.14778\/1687627.1687730"},{"issue":"1","key":"8_CR26","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1109\/TC.2008.134","volume":"58","author":"S. Nagayama","year":"2009","unstructured":"S. Nagayama, T. Sasao, Complexities of graph-based representations for elementary functions. IEEE Trans. Comput. 58(1), 106\u2013119 (2009)","journal-title":"IEEE Trans. Comput."},{"key":"8_CR27","volume-title":"Interac\u00e7\u00e3o Remota com Circuitos Implementados em FPGA","author":"A. Neves","year":"2009","unstructured":"A. Neves, Interac\u00e7\u00e3o Remota com Circuitos Implementados em FPGA, M.Sc. thesis, University of Aveiro, 2009"},{"key":"8_CR28","doi-asserted-by":"publisher","first-page":"778","DOI":"10.1016\/j.sysarc.2011.06.002","volume":"57","author":"N. Ngan","year":"2011","unstructured":"N. Ngan, E. Dokladalova, M. Akil, F. Contou-Carr\u00e8re, Fast and efficient FPGA implementation of connected operators. J. Syst. Architect. 57, 778\u2013789 (2011)","journal-title":"J. Syst. Architect."},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"S. Ninos, A. Dollas, Modeling recursion data structures for FPGA-based implementation, in Proc. Int. Conf. on Field Programmable Logic and Applications - FPL\u201908, Heidelberg, Germany, 2008, pp. 11\u201316","DOI":"10.1109\/FPL.2008.4629900"},{"key":"8_CR30","volume-title":"An\u00e1lise e compara\u00e7\u00e3o de m\u00e9todos soft-hard em sistemas reconfigur\u00e1veis","author":"R. Oliveira","year":"2010","unstructured":"R. Oliveira, An\u00e1lise e compara\u00e7\u00e3o de m\u00e9todos soft-hard em sistemas reconfigur\u00e1veis, M.Sc. thesis, University of Aveiro, 2010"},{"key":"8_CR31","unstructured":"B. Pimentel, Synthesis of FPGA-based accelerators implementing recursive algorithms, Ph.D. thesis, University of Aveiro, 2009"},{"issue":"4","key":"8_CR32","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1109\/TC.2007.70810","volume":"57","author":"S. Rajasekaran","year":"2008","unstructured":"S. Rajasekaran, S. Sen, Optimal and practical algorithms for sorting on the PDM. IEEE Trans. Comput. 57(4), 547\u2013561 (2008)","journal-title":"IEEE Trans. Comput."},{"key":"8_CR33","doi-asserted-by":"crossref","unstructured":"K.H. Rosen, J.G. Michaels, J.L. Gross, D.S. Shier, Handbook of Discrete and Combinatorial Mathematics (CRC Press, Boca Raton, 2000), 1232 pp","DOI":"10.1201\/9781439832905"},{"key":"8_CR34","unstructured":"H.H. Hoos, SATLIB Benchmark Problems (University of British Columbia, Canada, 2011), Available at: http:\/\/www.cs.ubc.ca\/~hoos\/SATLIB\/benchm.html"},{"issue":"11","key":"8_CR35","doi-asserted-by":"publisher","first-page":"1449","DOI":"10.1109\/TC.2004.102","volume":"53","author":"I. Skliarova","year":"2004","unstructured":"I. Skliarova, A.B. Ferrari, Reconfigurable hardware SAT solvers: a survey of systems. IEEE Trans. Comput. 53(11), 1449\u20131461 (2004)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"8_CR36","doi-asserted-by":"publisher","first-page":"408","DOI":"10.1109\/TVLSI.2004.825859","volume":"12","author":"I. Skliarova","year":"2004","unstructured":"I. Skliarova, A.B. Ferrari, A software\/reconfigurable hardware SAT solver. IEEE Trans. VLSI Syst. 12(4), 408\u2013419 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"8_CR37","unstructured":"I. Skliarova, Arquitecturas reconfigur\u00e1veis para problemas de optimiza\u00e7\u00e3o combinat\u00f3ria, Ph.D. thesis, University of Aveiro, 2004"},{"key":"8_CR38","unstructured":"I. Skliarova, V. Sklyarov, Design methods for FPGA-based implementation of combinatorial search algorithms, in Proc Int. Workshop on SoC and MCSoC Design - IWSOC\u20192006, Yogyakarta, Indonesia, 2006, pp. 359\u2013368"},{"key":"8_CR39","doi-asserted-by":"crossref","unstructured":"I. Skliarova, V. Sklyarov, Recursion in reconfigurable computing: a survey of implementation approaches, in Proc. 19th Int. Conf. on Field Programmable Logic and Applications - FPL\u201909, Prague, Czech Republic, 2009, pp. 224\u2013229","DOI":"10.1109\/FPL.2009.5272304"},{"key":"8_CR40","unstructured":"I. Skliarova, V. Sklyarov, A. Sudnitson, Design of FPGA-based Circuits Using Hierarchical Finite State Machines (TUT Press, Tallinn, Estonia, 2012), 240 pp"},{"issue":"2","key":"8_CR41","doi-asserted-by":"publisher","first-page":"222","DOI":"10.1109\/92.766749","volume":"7","author":"V. Sklyarov","year":"1999","unstructured":"V. Sklyarov, Hierarchical finite-state machines and their use for digital control. IEEE Trans. VLSI Syst. 7(2), 222\u2013228 (1999)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"5\u20136","key":"8_CR42","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1016\/j.micpro.2004.03.008","volume":"28","author":"V. Sklyarov","year":"2004","unstructured":"V. Sklyarov, FPGA-based implementation of recursive algorithms. Microprocessors and microsystems. Spec. Issue FPGAs Appl. Des. 28(5\u20136), 197\u2013211 (2004)","journal-title":"Microprocessors and microsystems. Spec. Issue FPGAs Appl. Des."},{"key":"8_CR43","doi-asserted-by":"crossref","unstructured":"V. Sklyarov, I. Skliarova, B. Pimentel, FPGA-based implementation and comparison of recursive and iterative algorithms, in Proc. 15th Int. Conf. on Field Programmable Logic and Applications - FPL\u201905, Finland, 2005, pp. 235\u2013240","DOI":"10.1109\/FPL.2005.1515728"},{"key":"8_CR44","unstructured":"V. Sklyarov, I. Skliarova, Modeling, design, and implementation of a priority buffer for embedded systems, in Proc. 7th Asian Control Conference \u2013 ASCC\u20192009, Hong Kong, 2009, pp. 9\u201314"},{"key":"8_CR45","doi-asserted-by":"crossref","unstructured":"V. Sklyarov, Synthesis of circuits and systems from hierarchical and parallel specifications, in Proc. 12th Biennial Baltic Electronics Conference, Invited paper, Tallinn, Estonia, 2010, pp.\u00a037\u201348","DOI":"10.1109\/BEC.2010.5630751"},{"key":"8_CR46","doi-asserted-by":"crossref","unstructured":"V. Sklyarov, I. Skliarova, R. Oliveira, D. Mihhailov, A. Sudnitson, Processing tree-like data structures in different computing platforms, in Proc. Int. Conf. on Informatics and Computer Applications - ICICA\u2019 2011, Dubai, UAE, 2011, pp. 112\u2013116","DOI":"10.1109\/ISCI.2011.5958935"},{"key":"8_CR47","doi-asserted-by":"crossref","unstructured":"V. Sklyarov, I. Skliarova, D. Mihhailov, A. Sudnitson, Implementation in FPGA of address-based data sorting, in Proc. 21st Int. Conf. on Field Programmable Logic and Applications - FPL\u20192011, Creete, Greece, 2011, pp. 405\u2013410","DOI":"10.1109\/FPL.2011.81"},{"key":"8_CR48","volume-title":"FPGA Urban Traffic Control Simulation and Evaluation Platform","author":"S. Soldado","year":"2009","unstructured":"S. Soldado, FPGA Urban Traffic Control Simulation and Evaluation Platform, M.Sc. thesis, University of Aveiro, 2009"},{"key":"8_CR49","unstructured":"J. de Sousa, J.P. Marques-Silva, M. Abramovici, A configware\/software approach to SAT solving, in Proc. 9th IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM\u201901, California, USA, 2001, pp. 239\u2013248"},{"key":"8_CR50","doi-asserted-by":"crossref","unstructured":"H.T. Sun, First failure data capture in embedded system, in Proc. IEEE IIT, Chicago, USA, May 17\u201320, 2007, pp. 183\u2013187","DOI":"10.1109\/EIT.2007.4374434"},{"issue":"2","key":"8_CR51","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TSE.2003.1178048","volume":"29","author":"S. Uchitel","year":"2003","unstructured":"S. Uchitel, J. Kramer, J. Magee, Synthesis of behavorial models from scenarios. IEEE Trans. Soft. Eng. 29(2), 99\u2013115 (2003)","journal-title":"IEEE Trans. Soft. Eng."},{"key":"8_CR52","unstructured":"Proceedings of the 2nd UK Embedded Forum, Newcastle, Leicester, Southampton, 2005, Available at: http:\/\/www.staff.ncl.ac.uk\/albert.koelmans\/books\/secondukembforum.pdf, 303 pp"},{"key":"8_CR53","doi-asserted-by":"crossref","unstructured":"J. Whittle, P.K. Jayaraman, Generating hierarchical state machines from use case charts, in Proc. 14th IEEE Int. Requirements Eng. Conf., Minneapolis, USA, 2006, pp. 16\u201325","DOI":"10.1109\/RE.2006.25"},{"key":"8_CR54","unstructured":"Xilinx 7 series FPGAs. Product brief (2011). Available at: www.xilinx.com\/publications\/prod_mktg\/7-Series-Product-Brief.pdf"},{"key":"8_CR55","unstructured":"Xilinx Products (Xilinx Inc., San Jose, 2013), Available at http:\/\/www.xilinx.com"},{"key":"8_CR56","unstructured":"X. Ye, D. Fan, W. Lin, N. Yuan, P. Ienne, GPU-Warpsort: a fast comparison-based sorting algorithm on GPUs, in IEEE Int. Parallel & Distributed Processing Symposium - IPDPS 2010, Atlanta, USA, 2010"},{"key":"8_CR57","unstructured":"A. Zakrevskij, Y. Pottosin, L. Cheremisinova, Combinatorial Algorithms of Discrete Mathematics (TUT Press, Tallinn, Estonia, 2008), 193 pp"}],"container-title":["High-Performance Computing Using FPGAs"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-1791-0_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T07:53:11Z","timestamp":1745999591000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4614-1791-0_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461417903","9781461417910"],"references-count":57,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-1791-0_8","relation":{},"subject":[],"published":{"date-parts":[[2013]]},"assertion":[{"value":"28 February 2013","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}