{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T04:56:24Z","timestamp":1744520184863},"publisher-location":"Boston, MA","reference-count":0,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781461379010"},{"type":"electronic","value":"9781461563198"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/978-1-4615-6319-8","type":"book","created":{"date-parts":[[2011,8,23]],"date-time":"2011-08-23T12:23:37Z","timestamp":1314102217000},"source":"Crossref","is-referenced-by-count":18,"title":["Computer-Aided Design Techniques for Low Power Sequential Logic Circuits"],"prefix":"10.1007","author":[{"given":"Jos\u00e9","family":"Monteiro","sequence":"first","affiliation":[]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[]}],"member":"297","container-title":[],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4615-6319-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4615-6319-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,6]],"date-time":"2019-04-06T12:58:54Z","timestamp":1554555534000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4615-6319-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9781461379010","9781461563198"],"references-count":0,"URL":"https:\/\/doi.org\/10.1007\/978-1-4615-6319-8","relation":{},"subject":[],"published":{"date-parts":[[1997]]}}}