{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T00:10:10Z","timestamp":1745971810524,"version":"3.40.4"},"publisher-location":"Boston, MA","reference-count":15,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441951793"},{"type":"electronic","value":"9781475725742"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/978-1-4757-2574-2_3","type":"book-chapter","created":{"date-parts":[[2013,3,9]],"date-time":"2013-03-09T14:09:48Z","timestamp":1362838188000},"page":"19-32","source":"Crossref","is-referenced-by-count":2,"title":["EDgAR: A Platform for Hardware\/Software Codesign"],"prefix":"10.1007","author":[{"given":"A. J.","family":"Esteves","sequence":"first","affiliation":[]},{"given":"J. M.","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"A. J.","family":"Proen\u00e7a","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1","volume-title":"How to Design Hardware with Handel","author":"M Spivey","year":"1993","unstructured":"Mike Spivey and Ian Page. How to Design Hardware with Handel, Oxford University Computing Laboratory, December 1993."},{"key":"3_CR2","first-page":"2","volume-title":"Proceedings of the European Conference on Design Automation","author":"K Rajesh","year":"1992","unstructured":"Rajesh K. Gupta and Giovanni De Micheli. System-level Synthesis using Re-programmable Components. In Proceedings of the European Conference on Design Automation, pages 2\u20137, Brussels, Belgium, February 1992."},{"key":"3_CR3","unstructured":"Antonio Joaquim Esteves. Rapid Prototyping of Digital Systems. Technical report, Dep. Informatica, Universidade do Minho, Braga, Portugal, July 1994."},{"key":"3_CR4","unstructured":"M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli. A Formal Specification Model for Hardware\/Software Codesign. Technical report ERL-93\u201348, University of California - Berkeley, June 1993."},{"key":"3_CR5","unstructured":"C. A. R. Hoare. Communicating Sequential Processes. Prentice-Hall International, 1985."},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Manuel Silva and Robert Valette. Petri Nets and Flexible Manufacturing. In G. Rozenberg, editor, Advances in Petri Nets 89, volume 424 of Lecture Notes in Computer Science, pages 376\u2013417. Springer-Verlag, Berlin, Germany, 1990.","DOI":"10.1007\/3-540-52494-0_38"},{"key":"3_CR7","unstructured":"Douglas L. Perry. VHDL. McGraw-Hill, 1991."},{"key":"3_CR8","unstructured":"Jodo Miguel Fernandes. Petri Nets and VHDL on the Specification of Parallel Controllers. Master\u2019s thesis, Dep. Informatica, Universidade do Minho, Braga, Portugal, July 1994."},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Rolf Ernst, Jorg Henkel, and Thomas Benner. Hardware-Software Cosynthesis for Microcontrollers. IEEE Design \u20ac4 Test of Computers, December 1993.","DOI":"10.1109\/54.245964"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Asawaree Kalavade and Edward Lee. A Global Criticality\/Local Phase Driven Algorithm for the Hardware\/Software Partitioning Problem. In Proceedings of the 3rd International Workshop on Hardware\/Software Codesign, pages 42\u201348, Grenoble, France. IEEE Computer Society Press, September 1994.","DOI":"10.1109\/HSC.1994.336724"},{"key":"3_CR11","unstructured":"Frank Vahid. A Survey of Behavioral-Level Partitioning Systems. Technical report 91\u201371, Dept. of Information and Computer Science, University of California, Irvine, October 1991."},{"key":"3_CR12","volume-title":"Computer Design","author":"W Billowitch","year":"1988","unstructured":"W. Billowitch. Simulation Models for Support Hardware\/Software Integration. Computer Design, 1988."},{"issue":"45","key":"3_CR13","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1016\/0956-0521(95)00029-1","volume":"6","author":"HD Santos","year":"1995","unstructured":"Henrique D. Santos, Jos\u00e9 C. Ramalho, Jo\u00e2o M. Fernandes, and Alberto J. Proen\u00e7a. A heterogeneous computer vision architecture: implementation issues. Computing System in Enginneering, 6 (4\/5): 401\u20138, 1995.","journal-title":"Computing System in Enginneering"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"A. W. G. Duller, R. H. Storer, A. R. Thomson, E. L. Dagless, M. R. Pout, and A. P. Marriot. Design of an Associative Processor Array. IEE Proceedings, 136, 1989.","DOI":"10.1049\/ip-e.1989.0050"},{"key":"3_CR15","unstructured":"Antonio Esteves. Emulation of an Associative Processor Array with EDgAR Platform. Technical report UMDITR9602, Dep. Informatica, Universidade do Minho, Braga, Portugal, May 1996."}],"container-title":["Embedded System Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4757-2574-2_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T23:42:17Z","timestamp":1745970137000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4757-2574-2_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9781441951793","9781475725742"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-1-4757-2574-2_3","relation":{},"subject":[],"published":{"date-parts":[[1997]]}}}