{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T10:30:43Z","timestamp":1748687443137,"version":"3.40.3"},"publisher-location":"Cham","reference-count":55,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030159771"},{"type":"electronic","value":"9783030159788"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-15978-8_2","type":"book-chapter","created":{"date-parts":[[2019,4,5]],"date-time":"2019-04-05T12:55:15Z","timestamp":1554468915000},"page":"11-36","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Nonlinear A\/D Converters"],"prefix":"10.1007","author":[{"given":"Mauro","family":"Santos","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Guilherme","sequence":"additional","affiliation":[]},{"given":"Nuno","family":"Horta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,4,6]]},"reference":[{"issue":"2","key":"2_CR1","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/4.902771","volume":"36","author":"DU Thompson","year":"2001","unstructured":"D.U. Thompson, B.A. Wooley, A 15-b pipelined CMOS floating-point A\/D converter. IEEE J. Solid-State Circ. 36(2), 299\u2013303 (2001)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"3","key":"2_CR2","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1023\/A:1024789731702","volume":"36","author":"P Kosonen","year":"2003","unstructured":"P. Kosonen, A floating-point ADC with variable gain pipeline stages. Analog Integr. Circ. Sig. Process 36(3), 259\u2013261 (2003)","journal-title":"Analog Integr. Circ. Sig. Process"},{"key":"2_CR3","unstructured":"H. Lampinen, O. Vainio, A new dual-mode data compressing A\/D converter, in IEEE International Symposium on Circuits and Systems (1997), pp. 429\u2013432"},{"key":"2_CR4","unstructured":"J. Piper, J. Yuan, Realization of a floating-point A\/D converter, in IEEE International Symposium on Circuits and Systems, Sydney, NSW, 2001, pp. 404\u2013407"},{"issue":"9","key":"2_CR5","doi-asserted-by":"publisher","first-page":"2356","DOI":"10.1109\/JSSC.2009.2022993","volume":"44","author":"YS Shu","year":"2009","unstructured":"Y.S. Shu, M. Kyung, W.M. Lee, B.S. Song, B. Pain, A 10\u201315-bit 60-MS\/s floating-point ADC with digital gain and offset calibration. IEEE J. Solid-State Circ. 44(9), 2356\u20132365 (2009)","journal-title":"IEEE J. Solid-State Circ."},{"key":"2_CR6","unstructured":"F. Chen, C.S. Chen, A 20 b dynamic-range floating-point data acquisition system, in IEEE Transactions on Industrial Electronics, vol. 38, no. 1 (1991), pp. 10\u201314"},{"issue":"6","key":"2_CR7","doi-asserted-by":"publisher","first-page":"1822","DOI":"10.1109\/19.982987","volume":"50","author":"VZ Groza","year":"2001","unstructured":"V.Z. Groza, High-resolution floating-point ADC. IEEE Trans. Instrum. Meas. 50(6), 1822\u20131829 (2001)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"2_CR8","unstructured":"M. Sadaghdar, K. Iniewski, M. Syrzycki, 11-bit floating-point pipelined analog to digital converter in 0.18\u00a0\u03bcm CMOS, in Canadian Conference on Electrical and Computer Engineering (2004), pp. 1503\u20131506"},{"key":"2_CR9","unstructured":"J. Piper, J. Yuan, Design considerations of a floating-point ADC with embedded S\/H, in IEEE International Symposium on Circuits and Systems (2005), pp. 6166\u20136169"},{"key":"2_CR10","unstructured":"Y.-S. Shu, M.-J. Kyung, W.-M. Lee, B.-S. Song, B. Pain, A 10\u201315b 60MS\/s floating-point ADC with digital gain and offset calibration, in IEEE Custom Integrated Circuits Conference, San Jose, CA (2008), pp. 157\u2013160"},{"key":"2_CR11","unstructured":"S. Wang, V. Maheshwari, W.A. Serdijn, Instantaneously companding baseband SC low-pass filter and ADC for 802.1 la\/g WLAN receiver, in IEEE International Symposium on Circuits and Systems, Paris (2010), pp. 2215\u20132218"},{"issue":"3","key":"2_CR12","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1109\/TIM.1973.4314149","volume":"22","author":"S Cantarano","year":"1973","unstructured":"S. Cantarano, G.V. Pallottino, Logarithmic analog-to-digital converters: a survey. IEEE Trans. Instrum. Meas. 22(3), 201\u2013213 (1973)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"2_CR13","unstructured":"J. Guilherme, Architectures for high dynamic range CMOS pipeline analogue-to-digital signal conversion, Ph.D. dissertation, Universidade T\u00e9cnica de Lisboa, Instituto Superior T\u00e9cnico, Lisbon, Portugal (2003)"},{"key":"2_CR14","unstructured":"J. Lee et al., A 2.5\u00a0mW 80\u00a0dB DR 36\u00a0dB SNDR 22MS\/s Logarithmic Pipeline ADC, in IEEE Symposium on VLSI Circuits, Kyoto (2007), pp. 194\u2013195"},{"key":"2_CR15","unstructured":"S. Sirimasakul, A. Thanachayanont, W. Jeamsaksiri, Low-power current-mode logarithmic pipeline analog-to-digital converter for ISFET based pH sensor, in 9th International Symposium on Communications and Information Technology, Icheon (2009), pp. 1340\u20131343"},{"key":"2_CR16","unstructured":"J. Guilherme, J. E. Franca, New CMOS logarithmic A\/D converters employing pipeline and algorithmic architectures, in IEEE International Symposium on Circuits and Systems, Seattle, WA (1995), pp. 529\u2013532"},{"key":"2_CR17","unstructured":"J. Guilherme, J. Vital, J. Franca, A true logarithmic analog-to-digital pipeline converter with 1.5 bit\/stage and digital correction, in IEEE International Conference on Electronics, Circuits and Systems (2001), pp. 393\u2013396"},{"issue":"10","key":"2_CR18","doi-asserted-by":"publisher","first-page":"2755","DOI":"10.1109\/JSSC.2009.2028052","volume":"44","author":"J Lee","year":"2009","unstructured":"J. Lee et al., A 2.5 mW 80\u00a0dB DR 36\u00a0dB SNDR 22 MS\/s logarithmic pipeline ADC. IEEE J. Solid-State Circ. 44(10), 2755\u20132765 (2009)","journal-title":"IEEE J. Solid-State Circ."},{"key":"2_CR19","unstructured":"B. Lienert, J. Porter, N. Ahlquist, D. Harris, S. Sharma, A 50\u00a0MHz logarithmic amplifier for use in lidar measurements, in IEEE International Geoscience and Remote Sensing Symposium, Sydney, NSW (2001), pp. 2914\u20132915"},{"key":"2_CR20","unstructured":"J. Guilherme, J. Vital, J.E. Franca, New logarithmic two-step flash A\/D converter with digital error correction for MOS technology, in 38th Midwest Symposium on Circuits and Systems, Rio de Janeiro (1995), pp. 881\u2013884"},{"issue":"7","key":"2_CR21","doi-asserted-by":"publisher","first-page":"394","DOI":"10.1049\/el:20057578","volume":"41","author":"J Mahattanakul","year":"2005","unstructured":"J. Mahattanakul, Logarithmic data converter suitable for hearing aid applications. Electron. Lett. 41(7), 394\u2013396 (2005)","journal-title":"Electron. Lett."},{"key":"2_CR22","unstructured":"S.-F. Chen, Y.-J. Juang, S.-Y. Huang, Y.-C. King, Logarithmic CMOS image sensor through multi-resolution analog-to-digital conversion, in International Symposium on VLSI Technology, Systems and Applications (2003), pp. 227\u2013230"},{"key":"2_CR23","unstructured":"J. Guo, S. Sonkusale, Current-mode readout cicuits with pixel-level logarithmic ADC for IR FPA applications, in 51st Midwest Symposium on Circuits and Systems, Knoxville, TN (2008), pp. 394\u2013397"},{"key":"2_CR24","unstructured":"S.-M. Lee, H. Park, B.A. Wooley, Per-pixel floating-point ADCs with electronic shutters for a high dynamic range, high frame rate infrared focal plane array, in IEEE Custom Integrated Circuits Conference 2006, San Jose, CA (2006), pp. 647\u2013650"},{"issue":"1","key":"2_CR25","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1023\/A:1024437311497","volume":"36","author":"AJ L\u00f3pez-Mart\u00edn","year":"2003","unstructured":"A.J. L\u00f3pez-Mart\u00edn, M. Zuza, A. Carlosena, A CMOS A\/D converter with piecewise linear characteristic and its application to sensor linearization. Analog Integr. Circ. Sig. Process 36(1), 39\u201346 (2003)","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"6","key":"2_CR26","doi-asserted-by":"publisher","first-page":"1154","DOI":"10.1109\/19.893250","volume":"49","author":"G Bucci","year":"2000","unstructured":"G. Bucci, M. Faccio, C. Landi, New ADC with piecewise linear characteristic: case study-implementation of a smart humidity sensor. IEEE Trans. Instrum. Meas. 49(6), 1154\u20131166 (2000)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"2_CR27","unstructured":"G. Bucci, M. Faccio, C. Landi, The implementation of a smart sensor based on a piece-linear A\/D converter, in IEEE Instrumentation and Measurement Technology Conference Sensing, Processing, Networking, Ottawa, ON (1997), pp. 1173\u20131177"},{"issue":"8","key":"2_CR28","doi-asserted-by":"publisher","first-page":"666","DOI":"10.1109\/LSP.2004.831727","volume":"11","author":"R Golanski","year":"2004","unstructured":"R. Golanski, Study on the dynamic range of delta modulations with time-varying sampling periods. IEEE Signal Process. Lett. 11(8), 666\u2013669 (2004)","journal-title":"IEEE Signal Process. Lett."},{"key":"2_CR29","unstructured":"K. De, S. Kal, A low power 6-bit A\/D converter achieving 10-bit resolution for MEMS sensor interface using time-interleaved delta modulation, in 19th International Conference on VLSI Design (2006)"},{"key":"2_CR30","unstructured":"S.W. Leung, Y.S. Zhu, C.M. Wong, K.K. Wong, Adaptive nonuniform sampling delta modulation for image processing, in International Symposium on Time-Frequency and Time-Scale Analysis, Paris (1996), pp. 269\u2013272"},{"issue":"4","key":"2_CR31","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1109\/30.555910","volume":"42","author":"YS Zhu","year":"1996","unstructured":"Y.S. Zhu, S.W. Leung, C.M. Wong, Adaptive non-uniform sampling delta modulation for audio\/image processing. IEEE Trans. Consum. Electron. 42(4), 1062\u20131072 (1996)","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"2","key":"2_CR32","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TCOM.1981.1094979","volume":"29","author":"K Niwa","year":"1981","unstructured":"K. Niwa, A. Yukawa, A. Tomozawa, A discretely adaptive delta modulation codec. IEEE Trans. Commun. 29(2), 168\u2013173 (1981)","journal-title":"IEEE Trans. Commun."},{"key":"2_CR33","doi-asserted-by":"crossref","unstructured":"L. Hernandez, S. Paton, Noise shaping modulator with logarithmic response. Electron. Lett. 35(12), 955\u2013956 (1999)","DOI":"10.1049\/el:19990690"},{"key":"2_CR34","unstructured":"S. Kumar, S. Chatterjee, A 110-dB dynamic range, 76-dB peak SNR companding continuous-time \u0394\u03a3 modulator for audio applications, in International Conference on VLSI Design, Hyderabad (2012), pp. 51\u201356"},{"key":"2_CR35","unstructured":"L. Hernandez, S. Paton, A continuous-time noise-shaping modulator for logarithmic A\/D conversion, in IEEE International Symposium on Circuits and Systems, Orlando, FL (1999) pp. 364\u2013367"},{"key":"2_CR36","unstructured":"D. Weiler, P.A. Nielsen, D. Hammerschmidt, O. Machul, B.J. Hosticka, Single bit sigma-delta modulator with nonlinear quantization for \u00b5-law coding, in European Solid-State Circuits Conference, Southampton, UK (1997) pp. 80\u201383"},{"issue":"3","key":"2_CR37","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1080\/00207218708920986","volume":"62","author":"JN Lygouras","year":"1987","unstructured":"J.N. Lygouras, Non-linear analogue-to-digital conversion through PWM. Int. J. Electron. 62(3), 347\u2013352 (1987)","journal-title":"Int. J. Electron."},{"key":"2_CR38","unstructured":"J.M.D. Pereira, O. Postolache, P.S. Girao, PWM-A\/D conversion: a flexible and low-cost solution for transducer linearization, in Proceedings of the First ISA\/IEEE Conference Sensors for Industry, Rosemont, IL (2001), pp. 258\u2013263"},{"key":"2_CR39","unstructured":"J.M.D. Pereira, O. Postolache, P.M. Gir\u00e3o, A.C. Serra, A discrete and cost effective adc solution based on a pulse-width modulation technique, in Conference on Telecommunications\u2014ConfTele, Figueira da Foz (2001), pp. 153\u2013156"},{"key":"2_CR40","unstructured":"J.M.D. Pereira, O. Postolache, P.S. Girao, A digitally programmable A\/D converter for smart sensors applications, in IEEE Instrumentation and Measurement Technology Conference Proceedings, Ottawa, ON (2005), pp. 156\u2013159"},{"issue":"6","key":"2_CR41","doi-asserted-by":"publisher","first-page":"1031","DOI":"10.1109\/19.119787","volume":"40","author":"DK Anvekar","year":"1991","unstructured":"D.K. Anvekar, B.S. Sonde, A programmable nonlinear ADC using optimal-sized ROM. IEEE Trans. Instrum. Meas. 40(6), 1031\u20131035 (1991)","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"5","key":"2_CR42","doi-asserted-by":"publisher","first-page":"1088","DOI":"10.1109\/23.7504","volume":"35","author":"JN Lygouras","year":"1988","unstructured":"J.N. Lygouras, Nonlinear ADC with digitally selectable quantizing characteristic. IEEE Trans. Nucl. Sci. 35(5), 1088\u20131091 (1988)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"2_CR43","unstructured":"M. Alhawari, N. Albelooshi, M.H. Perrott, A 0.5\u00a0V \u20394\u00a0\u00b5W CMOS photoplethysmographic heart-rate sensor IC based on a non-uniform quantizer, in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA (2013), pp. 384\u2013385"},{"key":"2_CR44","unstructured":"Y. Sundarasaradula, T. G. Constandinou, A. Thanachayanont, A 6-bit, two-step, successive approximation logarithmic ADC for biomedical applications, in 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS), Monte Carlo (2016), pp. 25\u201328"},{"key":"2_CR45","unstructured":"J.-W. Kwon et al., A two-step 5b logarithmic ADC with minimum step-size of 0.1% full-scale for MLC phase-change memory readout, in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, San Jose, CA (2014), pp. 1\u20134"},{"issue":"14","key":"2_CR46","doi-asserted-by":"publisher","first-page":"5524","DOI":"10.1109\/JSEN.2016.2572207","volume":"16","author":"J-W Kwon","year":"2015","unstructured":"J.-W. Kwon et al., A low-power TDC-configured logarithmic resistance sensor for MLC PCM readout. IEEE Sens. J. 16(14), 5524\u20135535 (2015)","journal-title":"IEEE Sens. J."},{"issue":"10","key":"2_CR47","doi-asserted-by":"publisher","first-page":"2431","DOI":"10.1109\/JSSC.2015.2453236","volume":"50","author":"D-H Jin","year":"2015","unstructured":"D.-H. Jin et al., A 15\u00a0\u00b5m-pitch, 8.7-ENOB, 13-Mcells\/sec logarithmic readout circuit for multi-level cell phase change memory. IEEE J. Solid-State Circ. 50(10), 2431\u20132440 (2015)","journal-title":"IEEE J. Solid-State Circ."},{"key":"2_CR48","unstructured":"B.E. Jonsson, On CMOS scaling and A\/D-converter performance, in NORCHIP, Tampere (2010), pp. 1\u20134"},{"key":"2_CR49","unstructured":"B.E. Jonsson, A survey of A\/D-converter performance evolution, in IEEE International Conference on Electronics, Circuits and Systems, Athens (2010), pp. 766\u2013769"},{"key":"2_CR50","unstructured":"IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters, IEEE Std 1241\u20132010 (Revision of IEEE Std 1241\u20132000), 2011"},{"key":"2_CR51","unstructured":"J. Guilherme, Performance testing of logarithmic analog-to-digital converters, in IMEKO TC-7 Symposium, Lisbon (2001), pp. 71\u201374"},{"issue":"6","key":"2_CR52","doi-asserted-by":"publisher","first-page":"820","DOI":"10.1109\/JSSC.1984.1052232","volume":"19","author":"J Doernberg","year":"1984","unstructured":"J. Doernberg, H.-S. Lee, D.A. Hodges, Full-speed testing of A\/D converters. IEEE J. Solid-State Circ. 19(6), 820\u2013827 (1984)","journal-title":"IEEE J. Solid-State Circ."},{"key":"2_CR53","unstructured":"G. Bucci, M. Faccio, C. Landi, The performance test of a piecewise-linear A\/D converter, in IEEE Instrumentation and Measurement Technology Conference, St. Paul, MN (1998), pp. 1223\u20131228"},{"issue":"4","key":"2_CR54","doi-asserted-by":"publisher","first-page":"723","DOI":"10.1109\/TIM.2002.803292","volume":"51","author":"F Alegria","year":"2002","unstructured":"F. Alegria, P. Arpaia, A.C. Serra, P. Daponte, Performance analysis of an ADC histogram test using small triangular waves. IEEE Trans. Instrum. Meas. 51(4), 723\u2013729 (2002)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"2_CR55","doi-asserted-by":"crossref","unstructured":"T. Nguyen, S. Zupancic, D.Y.C. Lie, Engineering challenges in cochlear implants design and practice. IEEE Circuits and Systems Magazine 12(4), 47\u201355 (Fourthquarter 2012)","DOI":"10.1109\/MCAS.2012.2221522"}],"container-title":["Lecture Notes in Electrical Engineering","Logarithmic Voltage-to-Time Converter for Analog-to-Digital Signal Conversion"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-15978-8_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T23:17:13Z","timestamp":1558135033000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-15978-8_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030159771","9783030159788"],"references-count":55,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-15978-8_2","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"6 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}