{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T00:29:44Z","timestamp":1742948984032,"version":"3.40.3"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030159771"},{"type":"electronic","value":"9783030159788"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-15978-8_6","type":"book-chapter","created":{"date-parts":[[2019,4,5]],"date-time":"2019-04-05T16:55:15Z","timestamp":1554483315000},"page":"95-109","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation of the Prototype"],"prefix":"10.1007","author":[{"given":"Mauro","family":"Santos","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Guilherme","sequence":"additional","affiliation":[]},{"given":"Nuno","family":"Horta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,4,6]]},"reference":[{"key":"6_CR1","unstructured":"S.-F. Chen, Y.-J. Juang, S.-Y. Huang, and Y.-C. King, Logarithmic CMOS image sensor through multi-resolution analog-to-digital conversion, in International Symposium on VLSI Technology, Systems and Applications, 2003, pp. 227\u2013230"},{"issue":"7","key":"6_CR2","doi-asserted-by":"publisher","first-page":"394","DOI":"10.1049\/el:20057578","volume":"41","author":"J Mahattanakul","year":"2005","unstructured":"J. Mahattanakul, Logarithmic data converter suitable for hearing aid applications. Electronic Letters 41(7), 394\u2013396 (2005)","journal-title":"Electronic Letters"},{"issue":"10","key":"6_CR3","doi-asserted-by":"publisher","first-page":"2755","DOI":"10.1109\/JSSC.2009.2028052","volume":"44","author":"J Lee","year":"2009","unstructured":"J. Lee et al., A 2.5 mW 80\u00a0dB DR 36\u00a0dB SNDR 22 MS\/s Logarithmic Pipeline ADC. IEEE J. Solid-State Circ. 44(10), 2755\u20132765 (2009)","journal-title":"IEEE J. Solid-State Circ."},{"key":"6_CR4","unstructured":"J. Guo and S. Sonkusale, Current-mode readout cicuits with pixel-level logarithmic ADC for IR FPA applications, in 51st Midwest Symposium on Circuits and Systems, Knoxville, TN, 2008, pp. 394\u2013397"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"S. Sirimasakul, A. Thanachayanont, and W. Jeamsaksiri, Low-power current-mode logarithmic pipeline analog-to-digital converter for ISFET based pH sensor, in 9th International Symposium on Communications and Information Technology, Icheon, 2009, pp. 1340\u20131343","DOI":"10.1109\/ISCIT.2009.5341061"},{"issue":"12","key":"6_CR6","doi-asserted-by":"publisher","first-page":"2042","DOI":"10.1109\/JSEN.2009.2033199","volume":"9","author":"J Guo","year":"2009","unstructured":"J. Guo, S. Sonkusale, An area-efficient and low-power logarithmic A\/D converter for current-mode sensor array. IEEE Sens. J. 9(12), 2042\u20132043 (2009)","journal-title":"IEEE Sens. J."},{"issue":"10","key":"6_CR7","doi-asserted-by":"publisher","first-page":"653","DOI":"10.1109\/TCSII.2012.2213359","volume":"50","author":"D Kim","year":"2012","unstructured":"D. Kim, M. Song, An enhanced dynamic-range CMOS image sensor using a digital logarithmic single-slope ADC. IEEE Trans. Circuits Syst. II Express Briefs 50(10), 653\u2013657 (2012)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"6_CR8","unstructured":"X. Zhu, Y. Chen, S. Tsukamoto, and T. Kuroda, A 9-bit 100MS\/s tri-level charge redistribution SAR ADC with asymmetric CDAC array, in Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, Hsinchu, 2012, pp. 1\u20134"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"R. Rajendran and P. V. Ramakrishna, A Design of 6-bit 125-MS\/s SAR ADC in 0.13-\u00b5m MM\/RF CMOS Process, in 2012 International Symposium on Electronic System Design (ISED), Kolkata, 2012, pp. 23\u201327","DOI":"10.1109\/ISED.2012.63"},{"issue":"2","key":"6_CR10","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1109\/TCSI.2014.2360762","volume":"62","author":"Y Tao","year":"2015","unstructured":"Y. Tao, Y. Lian, A 0.8-V, 1-MS\/s, 10-bit SAR ADC for Multi-Channel Neural Recording. IEEE Trans. Circuits Syst. I Regul. Pap. 62(2), 366\u2013375 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"R. D\u0142ugosz and G. Fischer, Low chip area, low power dissipation, programmable, current mode, 10-bits, SAR ADC implemented in the CMOS 130\u00a0nm technology, in 2015 22nd International Conference Mixed Design of Integrated Circuits &Systems (MIXDES), Torun, 2015, pp. 348\u2013353","DOI":"10.1109\/MIXDES.2015.7208541"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"T. Rabuske and J. Fernandes, A 9-b 0.4-V charge-mode SAR ADC with 1.6-V input swing and a MOSCAP-only DAC, in ESSCIRC Conference 2015\u201441st European Solid-State Circuits Conference (ESSCIRC), Graz, 2015, pp. 311\u2013314","DOI":"10.1109\/ESSCIRC.2015.7313889"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"C. Chen and B. Wang, An ultra low power 10-bit 1KS SAR-ADC for ECG signal recording applications, in 2016 China Semiconductor Technology International Conference (CSTIC), Shanghai, 2016, pp. 1\u20134","DOI":"10.1109\/CSTIC.2016.7463919"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"J. Lee et al., A 2.5 mW 80\u00a0dB DR 36\u00a0dB SNDR 22MS\/s Logarithmic Pipeline ADC, in IEEE Symposium on VLSI Circuits, Kyoto, 2007, pp. 194\u2013195","DOI":"10.1109\/VLSIC.2007.4342711"},{"key":"6_CR15","unstructured":"L. Hernandez and A.S. Paton, A continuous-time noise-shaping modulator for logarithmic A\/D conversion, in IEEE International Symposium on Circuits and Systems, Orlando, FL, 1999, pp. 364\u2013367"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"S. Kumar and S. Chatterjee, A 110-dB Dynamic Range, 76-dB Peak SNR Companding Continuous-Time \u0394\u03a3 Modulator for Audio Applications, in International Conference on VLSI Design, Hyderabad, 2012, pp. 51\u201356","DOI":"10.1109\/VLSID.2012.45"},{"key":"6_CR17","unstructured":"L. Hernandez and A.S. Paton, Noise shaping modulator with logarithmic response. Electron. Lett. 35, 12, 955\u2013956 (1999)"},{"key":"6_CR18","unstructured":"J. Guilherme, J. Vital, and J.E. Franca, New logarithmic two-step flash A\/D converter with digital error correction for MOS technology, in 38th Midwest Symposium on Circuits and Systems, Rio de Janeiro, 1995, pp. 881\u2013884"},{"key":"6_CR19","unstructured":"F. Chen and C.S. Chen, A 20 b dynamic-range floating-point data acquisition system. IEEE Trans. Indus. Electron. 38, 1, 10\u201314 (1991)"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"T. Nguyen, S. Zupancic, and D.Y.C. Lie, Engineering Challenges in Cochlear Implants Design and Practice. IEEE Circ. Syst. Mag. 12, 4, 47\u201355, (2012). (Fourthquarter)","DOI":"10.1109\/MCAS.2012.2221522"},{"key":"6_CR21","unstructured":"M. Sadaghdar, K. Iniewski, M. Syrzycki, 11-bit floating-point pipelined analog to digital converter in 0.18\u00a0\u03bcm CMOS, in Canadian Conference on Electrical and Computer Engineering, 2004, pp. 1503\u20131506"},{"issue":"2","key":"6_CR22","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/4.902771","volume":"36","author":"DU Thompson","year":"2001","unstructured":"D.U. Thompson, B.A. Wooley, A 15-b pipelined CMOS floating-point A\/D converter. IEEE J. Solid-State Circuits 36(2), 299\u2013303 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"6_CR23","doi-asserted-by":"publisher","first-page":"1822","DOI":"10.1109\/19.982987","volume":"50","author":"VZ Groza","year":"2001","unstructured":"V.Z. Groza, High-resolution floating-point ADC. IEEE Trans. Instrum. Meas. 50(6), 1822\u20131829 (2001)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"Y.-S. Shu, M.-J. Kyung, W.-M. Lee, B.-S. Song, and B. Pain, A 10\u00a0\u223c\u00a015b 60MS\/s floating-point ADC with digital gain and offset calibration, in IEEE Custom Integrated Circuits Conference, San Jose, CA, 2008, pp. 157\u2013160","DOI":"10.1109\/JSSC.2009.2022993"},{"key":"6_CR25","unstructured":"J. Piper and J. Yuan, Design considerations of a floating-point ADC with embedded S\/H, in IEEE International Symposium on Circuits and Systems, 2005, pp. 6166\u20136169"},{"key":"6_CR26","unstructured":"J.M.D. Pereira, O. Postolache, and P.S. Girao, \u201cPWM-A\/D conversion: a flexible and low-cost solution for transducer linearization, in Proceedings of the First ISA\/IEEE Conference Sensors for Industry, Rosemont, IL, 2001, pp. 258\u2013263"},{"key":"6_CR27","unstructured":"B. Lienert, J. Porter, N. Ahlquist, D. Harris, and S. Sharma, A 50\u00a0MHz logarithmic amplifier for use in lidar measurements, in IEEE International Geoscience and Remote Sensing Symposium, Sydney, NSW, 2001, pp. 2914\u20132915."},{"key":"6_CR28","unstructured":"J. Guilherme, Architectures for High Dynamic Range CMOS Pipeline Analogue-to-Digital Signal Conversion, Ph.D. dissertation, Universidade T\u00e9cnica de Lisboa, Instituto Superior T\u00e9cnico, Lisbon, Portugal, 2003"}],"container-title":["Lecture Notes in Electrical Engineering","Logarithmic Voltage-to-Time Converter for Analog-to-Digital Signal Conversion"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-15978-8_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,15]],"date-time":"2022-09-15T10:34:21Z","timestamp":1663238061000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-15978-8_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030159771","9783030159788"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-15978-8_6","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"6 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}