{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:39:22Z","timestamp":1742913562752,"version":"3.40.3"},"publisher-location":"Cham","reference-count":9,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030159771"},{"type":"electronic","value":"9783030159788"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-15978-8_7","type":"book-chapter","created":{"date-parts":[[2019,4,5]],"date-time":"2019-04-05T12:55:15Z","timestamp":1554468915000},"page":"111-117","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Future Work and Conclusions"],"prefix":"10.1007","author":[{"given":"Mauro","family":"Santos","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Guilherme","sequence":"additional","affiliation":[]},{"given":"Nuno","family":"Horta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,4,6]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Y.-H. Seo, J.-S. Kim, H.-J. Park, J.-Y. Sim, A 1.25\u00a0ps resolution 8b cyclic TDC in 0.13\u00a0\u00b5m CMOS. IEEE J. Solid-State Circuits 47(3), 736\u2013743 (2012)","DOI":"10.1109\/JSSC.2011.2176609"},{"key":"7_CR2","unstructured":"Y.-H. Seo, J.-S. Kim, H.-J. Park, J.-Y. Sim, A 0.63\u00a0ps Resolution, 11b Pipeline TDC in 0.13\u00a0\u00b5m CMOS, in Symposium on VLSI Circuits (Honolulu, HI, 2011), pp. 152\u2013153"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"H. Huang, C. Sechen, A 22\u00a0mW 227\u00a0Msps 11b self-tuning ADC based on time-to-digital conversion, in IEEE Dallas Circuits and Systems Workshop (DCAS) (Richardson, TX, 2009), pp. 1\u20134","DOI":"10.1109\/DCAS.2009.5505729"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"M. Park, M.H. Perrott, A single-slope 80\u00a0MS\/s ADC using Two-Step Time-to-Digital Conversion, in IEEE International Symposium on Circuits and Systems (Taipei, 2009), pp. 1125\u20131128","DOI":"10.1109\/ISCAS.2009.5117958"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"M.Z. Straayer, M.H. Perrott, An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC, in IEEE Symposium on VLSI Circuits (Honolulu, HI, 2008), pp. 82\u201383","DOI":"10.1109\/VLSIC.2008.4585960"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"S. Srinivasan, S. Mathew, V. Erraguntla, R. Krishnamurthy, A 4\u00a0Gbps 0.57\u00a0pJ\/bit Process-voltage-temperature variation tolerant all-digital true random number generator in 45\u00a0nm CMOS, in 2009 22nd International Conference on VLSI Design (New Delhi, 2009), pp. 301\u2013306","DOI":"10.1109\/VLSI.Design.2009.69"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"S.K. Mathew et al., 2.4 Gbps, 7 mW all-digital PVT-variation tolerant true random number generator for 45\u00a0nm CMOS high-performance microprocessors. IEEE J. Solid-State Circuits 47(11), 2807\u20132821 (2012)","DOI":"10.1109\/JSSC.2012.2217631"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"S.K. Mathew et al., \u00b5RNG: A 300\u2013950\u00a0mV, 323 Gbps\/W all-digital full-entropy true random number generator in 14\u00a0nm FinFET CMOS. IEEE J. Solid-State Circuits 51(7), 1695\u20131704 (2016)","DOI":"10.1109\/JSSC.2016.2558490"},{"key":"7_CR9","unstructured":"P.M. Figueiredo, J.C. Vital, Offset cancellation methods, in Offset Reduction Techniques in High-Speed Analog-to-Digital Converters: Analysis, Design and Tradeoffs, ed. by M. Ismail (Springer, 2009), Chap. 5, pp. 261\u2013304"}],"container-title":["Lecture Notes in Electrical Engineering","Logarithmic Voltage-to-Time Converter for Analog-to-Digital Signal Conversion"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-15978-8_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T23:17:23Z","timestamp":1558135043000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-15978-8_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030159771","9783030159788"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-15978-8_7","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"6 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}