{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T16:55:44Z","timestamp":1743008144306,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030172268"},{"type":"electronic","value":"9783030172275"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-17227-5_17","type":"book-chapter","created":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T19:07:34Z","timestamp":1554145654000},"page":"230-244","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Graph-Based Code Restructuring Targeting HLS for FPGAs"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6452-2586","authenticated-orcid":false,"given":"Afonso Canas","family":"Ferreira","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-1799","authenticated-orcid":false,"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,3,29]]},"reference":[{"issue":"10","key":"17_CR1","doi-asserted-by":"publisher","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","volume":"35","author":"R Nane","year":"2016","unstructured":"Nane, R., et al.: A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 35(10), 1591\u20131604 (2016)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"key":"17_CR2","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/978-3-319-26408-0_2","volume-title":"FPGAs for Software Programmers","author":"JMP Cardoso","year":"2016","unstructured":"Cardoso, J.M.P., Weinhardt, M.: High-level synthesis. In: Koch, D., Hannig, F., Ziener, D. (eds.) FPGAs for Software Programmers, pp. 23\u201347. Springer, Cham (2016). \n                      https:\/\/doi.org\/10.1007\/978-3-319-26408-0_2"},{"unstructured":"Ferreira, A.C., Cardoso, J.M.P.: Unfolding and folding: a new approach for code restructuring targeting HLS for FPGAs. In: FSP Workshop 2018: Fifth International Workshop on FPGAs for Software Programmers, Dublin, Ireland, pp. 1\u201310 (2018)","key":"17_CR3"},{"issue":"2","key":"17_CR4","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1007\/s11265-017-1230-1","volume":"88","author":"V Tsoutsouras","year":"2017","unstructured":"Tsoutsouras, V., et al.: An exploration framework for efficient high-level synthesis of support vector machines: case study on ECG arrhythmia detection for Xilinx Zynq SoC. J. Sig. Process. Syst. 88(2), 127\u2013147 (2017)","journal-title":"J. Sig. Process. Syst."},{"unstructured":"Texas Instrument, TMS320C6000 DSP Library (DSPLIB). Accessed 16 June 2018. \n                      http:\/\/www.ti.com\/tool\/sprc265","key":"17_CR5"},{"unstructured":"Lee, C.G.: 15 August 2002. \n                      http:\/\/www.eecg.toronto.edu\/~corinna\/\n                      \n                    . Accessed 16 June 2018","key":"17_CR6"},{"key":"17_CR7","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1007\/978-1-4614-0061-5_11","volume-title":"Reconfigurable Computing","author":"JMP Cardoso","year":"2011","unstructured":"Cardoso, J.M.P., et al.: REFLECT: rendering FPGAs to multi-core embedded computing. In: Cardoso, J., H\u00fcbner, M. (eds.) Reconfigurable Computing, pp. 261\u2013289. Springer, New York (2011). \n                      https:\/\/doi.org\/10.1007\/978-1-4614-0061-5_11"},{"unstructured":"Xilinx. Vivado design suite user guide: high level synthesis, 20 December 2017","key":"17_CR8"},{"key":"17_CR9","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/978-3-319-26408-0_8","volume-title":"FPGAs for Software Programmers","author":"J Cong","year":"2016","unstructured":"Cong, J., Huang, M., Pan, P., Wang, Y., Zhang, P.: Source-to-source optimization for HLS. In: Koch, D., Hannig, F., Ziener, D. (eds.) FPGAs for Software Programmers, pp. 137\u2013163. Springer, Cham (2016). \n                      https:\/\/doi.org\/10.1007\/978-3-319-26408-0_8"},{"doi-asserted-by":"crossref","unstructured":"Cardoso, J.M.P., et al.: Specifying compiler strategies for FPGA-based systems. In: 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, pp. 192\u2013199, April 2012","key":"17_CR10","DOI":"10.1109\/FCCM.2012.41"},{"issue":"2","key":"17_CR11","doi-asserted-by":"publisher","first-page":"24:1","DOI":"10.1145\/2514740","volume":"13","author":"A Canis","year":"2013","unstructured":"Canis, A., et al.: LegUP: an open-source high-level synthesis tool for FPGA-based processor\/accelerator systems. ACM Trans. Embed. Comput. Syst. 13(2), 24:1\u201324:27 (2013)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"unstructured":"LLVM. The LLVM compiler infrastructure project (2018). \n                      https:\/\/llvm.org","key":"17_CR12"},{"issue":"9","key":"17_CR13","doi-asserted-by":"publisher","first-page":"1603","DOI":"10.1109\/TCAD.2005.857377","volume":"25","author":"O Mencer","year":"2006","unstructured":"Mencer, O.: ASC: a stream compiler for computing with FPGAs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 25(9), 1603\u20131617 (2006)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"unstructured":"Maxeler Technologies. Maxcompiler white paper (2017)","key":"17_CR14"},{"doi-asserted-by":"crossref","unstructured":"Voss, N., et al.: Automated dataflow graph merging. In: International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS 2016), pp. 219\u2013226, July 2016","key":"17_CR15","DOI":"10.1109\/SAMOS.2016.7818351"},{"doi-asserted-by":"crossref","unstructured":"Bondhugula, U., Hartono, A., Ramanujam, J., Sadayappan, P.: A practical automatic polyhedral parallelizer and locality optimizer. In: Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2008), pp. 101\u2013113. ACM, New York (2008)","key":"17_CR16","DOI":"10.1145\/1375581.1375595"},{"doi-asserted-by":"crossref","unstructured":"Zuo, W., Liang, Y., Li, P., Rupnow, K., Chen, D., Cong, J.: Improving high level synthesis optimization opportunity through polyhedral transformations. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA 2013). ACM, New York, pp. 9\u201318 (2013)","key":"17_CR17","DOI":"10.1145\/2435264.2435271"},{"issue":"3","key":"17_CR18","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1109\/TCAD.2012.2228270","volume":"32","author":"A Morvan","year":"2013","unstructured":"Morvan, A., Derrien, S., Quinton, P.: Polyhedral bubble insertion: a method to improve nested loop pipelining for high-level synthesis. Trans. Comput.-Aided Des. Integr. Circ. Syst. 32(3), 339\u2013352 (2013)","journal-title":"Trans. Comput.-Aided Des. Integr. Circ. Syst."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-17227-5_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T09:43:20Z","timestamp":1558345400000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-17227-5_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030172268","9783030172275"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-17227-5_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"29 March 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Darmstadt","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 April 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 April 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2019.tu-darmstadt.de\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"52","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"20","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"7","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"38% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"4.5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}