{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T16:14:23Z","timestamp":1747152863941,"version":"3.40.5"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030357429"},{"type":"electronic","value":"9783030357436"}],"license":[{"start":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T00:00:00Z","timestamp":1576108800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-35743-6_1","type":"book-chapter","created":{"date-parts":[[2019,12,10]],"date-time":"2019-12-10T22:05:54Z","timestamp":1576015554000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Introduction"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o P. S.","family":"Rosa","sequence":"first","affiliation":[]},{"given":"Daniel J. D.","family":"Guerra","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1687-1447","authenticated-orcid":false,"given":"Nuno C. G.","family":"Horta","sequence":"additional","affiliation":[]},{"given":"Ricardo M. F.","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Nuno C. C.","family":"Louren\u00e7o","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,12]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"N. Louren\u00e7o, R. Martins, N. Horta, Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects (Springer, 2017)","DOI":"10.1007\/978-3-319-42037-0"},{"key":"1_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-34060-9","volume-title":"Analog Integrated Circuit Design Automation\u2014Placement, Routing and Parasitic Extraction Techniques","author":"R Martins","year":"2017","unstructured":"R. Martins, N. Louren\u00e7o, N. Horta, Analog Integrated Circuit Design Automation\u2014Placement, Routing and Parasitic Extraction Techniques (Springer, Berlin, 2017)"},{"issue":"12","key":"1_CR3","doi-asserted-by":"publisher","first-page":"1825","DOI":"10.1109\/5.899053","volume":"88","author":"GGE Gielen","year":"2000","unstructured":"G.G.E. Gielen, R.A. Rutenbar, Computer-aided design of analog and mixed-signal integrated circuits. Proc. IEEE 88(12), 1825\u20131854 (2000)","journal-title":"Proc. IEEE"},{"issue":"3","key":"1_CR4","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1049\/ip-cdt:20045116","volume":"152","author":"GGE Gielen","year":"2005","unstructured":"G.G.E. Gielen, CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip. IEE Proc. Comput. Digit. Tech. 152(3), 317\u2013332 (2005)","journal-title":"IEE Proc.-Comput. Digit. Tech."},{"issue":"6245","key":"1_CR5","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1126\/science.aaa8415","volume":"349","author":"M. I. Jordan","year":"2015","unstructured":"M.I. Jordan, T.M. Mitchell, Machine learning: trends, perspectives and prospects. Science 349, 255\u2013260 (2015)","journal-title":"Science"},{"key":"1_CR6","unstructured":"C. Cadwalladr, E. Graham-Harrison, Revealed: 50 million Facebook profiles harvested for Cambridge Analytica in major data breach. The Guardian, 17 March 2018. [Online]. Available: \nhttps:\/\/www.theguardian.com\/news\/2018\/mar\/17\/cambridge-analytica-facebook-influence-us-election"},{"key":"1_CR7","unstructured":"M. Bojarski, D.D. Testa, D. Dworakowski, B. Firner, End to end learning for self-driving cars (2016)"},{"key":"1_CR8","unstructured":"G. Zweig, S. Russell, Speech Recognition with dynamic bayesian networks, UC Berkeley (1998)"},{"key":"1_CR9","unstructured":"C. Bahlmann, B. Haasdonk, H. Burkhardt, Online Handwriting Recognition with Support Vector Machines\u2014A Kernel Approach, in Frontiers in Handwriting Recognition (Ontario, Canada, 6\u20138 Aug. 2002)"},{"key":"1_CR10","unstructured":"K. Dago, R. Luthringer, R. Lengelle, G. Rinaudo, J. Matcher, Statistical decision tree: a tool for studying pharmaco-EEG effects of CNS-active drug, in Neuropsychobiology (1994), pp. 91\u201396"},{"key":"1_CR11","unstructured":"Cadence, Virtuoso Analog Design Environment GXL. Retrieved from \nhttp:\/\/www.cadence.com\n\n (March, 2019)"},{"key":"1_CR12","unstructured":"MunEDA, WIKED\u2122. Retrieved from \nhttp:\/\/www.muneda.com\n\n (March 2019)"},{"issue":"1","key":"1_CR13","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TVLSI.2018.2872410","volume":"27","author":"R Martins","year":"2019","unstructured":"R. Martins, N. Lourenco, N. Horta, J. Yin, P.-I. Mak, R.P. Martins, Many-objective sizing optimization of a class-C\/D VCO for ultralow-power iot and ultralow-phase-noise cellular applications. IEEE Trans. Very Large Scale Integr. Syst. 27(1), 69\u201382 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"1","key":"1_CR14","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/TCAD.2016.2564362","volume":"36","author":"R Gonzalez-Echevarria","year":"2017","unstructured":"R. Gonzalez-Echevarria et al., An automated design methodology of RF circuits by using pareto-optimal fronts of EM-simulated inductors. IEEE Trans. Comput. Des. Integr. Circ. Syst. 36(1), 15\u201326 (2017)","journal-title":"IEEE Trans. Comput. Des. Integr. Circ. Syst."},{"issue":"2","key":"1_CR15","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/TCAD.2002.806600","volume":"22","author":"G. Wolfe","year":"2003","unstructured":"G. Wolfe, R. Vemuri, Extraction and use of neural network models in automated synthesis of operational amplifiers. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(2), 198\u2013212 (2003)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"1_CR16","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1109\/TEVC.2003.808914","volume":"7","author":"G Alpaydin","year":"2003","unstructured":"G. Alpaydin, S. Balkir, G. Dundar, An evolutionary approach to automatic synthesis of high-performance analog integrated circuits. IEEE Trans. Evol. Comput. 7(3), 240\u2013252 (2003)","journal-title":"IEEE Trans. Evol. Comput."}],"container-title":["SpringerBriefs in Applied Sciences and Technology","Using Artificial Neural Networks for Analog Integrated Circuit Design Automation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-35743-6_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,10]],"date-time":"2019-12-10T22:10:39Z","timestamp":1576015839000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-35743-6_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,12]]},"ISBN":["9783030357429","9783030357436"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-35743-6_1","relation":{},"ISSN":["2191-530X","2191-5318"],"issn-type":[{"type":"print","value":"2191-530X"},{"type":"electronic","value":"2191-5318"}],"subject":[],"published":{"date-parts":[[2019,12,12]]},"assertion":[{"value":"12 December 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}