{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T16:14:24Z","timestamp":1747152864054,"version":"3.40.5"},"publisher-location":"Cham","reference-count":50,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030357429"},{"type":"electronic","value":"9783030357436"}],"license":[{"start":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T00:00:00Z","timestamp":1576108800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-35743-6_2","type":"book-chapter","created":{"date-parts":[[2019,12,10]],"date-time":"2019-12-10T22:05:54Z","timestamp":1576015554000},"page":"9-20","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Related Work"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o P. S.","family":"Rosa","sequence":"first","affiliation":[]},{"given":"Daniel J. D.","family":"Guerra","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1687-1447","authenticated-orcid":false,"given":"Nuno C. G.","family":"Horta","sequence":"additional","affiliation":[]},{"given":"Ricardo M. F.","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Nuno C. C.","family":"Louren\u00e7o","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,12]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"N. Louren\u00e7o, R. Martins, N. Horta, Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects (Springer, 2017)","DOI":"10.1007\/978-3-319-42037-0"},{"key":"2_CR2","unstructured":"Cadence, Virtuoso Analog Design Environment GXL [Online]. Available: \nhttp:\/\/www.cadence.com\n\n. Accessed 15 May 2019"},{"key":"2_CR3","unstructured":"MunEDA, WIKED\u2122 [Online]. Available: \nhttp:\/\/www.muneda.com\n\n. Accessed am 15 May 2019"},{"issue":"1","key":"2_CR4","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TVLSI.2018.2872410","volume":"27","author":"R Martins","year":"2019","unstructured":"R. Martins, N. Lourenco, N. Horta, J. Yin, P.-I. Mak, R.P. Martins, \u201cMany-objective sizing optimization of a class-C\/D VCO for ultralow-power IoT and ultralow-phase-noise cellular applications. IEEE Trans. Very Large Scale Integr. Syst. 27(1), 69\u201382 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2_CR5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2890528","author":"F Passos","year":"2019","unstructured":"F. Passos et al., A multilevel bottom-up optimization methodology for the automated synthesis of RF systems. IEEE Trans. Comput. Des. Integr. Circ. Syst. (2019). \nhttps:\/\/doi.org\/10.1109\/TCAD.2018.2890528","journal-title":"IEEE Trans. Comput. Des. Integr. Circ. Syst."},{"key":"2_CR6","doi-asserted-by":"publisher","unstructured":"A. Canelas, et al., FUZYE: a fuzzy C-means analog IC yield optimization using evolutionary-based algorithms. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (2018). \nhttps:\/\/doi.org\/10.1109\/tcad.2018.2883978","DOI":"10.1109\/tcad.2018.2883978"},{"issue":"1","key":"2_CR7","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/TCAD.2016.2564362","volume":"36","author":"R Gonzalez-Echevarria","year":"2017","unstructured":"R. Gonzalez-Echevarria et al., An Automated design methodology of RF circuits by using pareto-optimal fronts of EM-simulated inductors. IEEE Trans. Comput. Des. Integr. Circ. Syst. 36(1), 15\u201326 (2017)","journal-title":"IEEE Trans. Comput. Des. Integr. Circ. Syst."},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, F. Passos, R. P\u00f3voa, A. Canelas, E. Roca, R. Castro-L\u00f3pez, J. Sieiro, F.V. Fernandez, N. Horta, Two-step RF IC block synthesis with pre-optimized inductors and full layout generation in-the-loop. IEEE Trans. Comput. Des. Integr. Circ. Syst. (2018)","DOI":"10.1109\/TCAD.2018.2834394"},{"issue":"2","key":"2_CR9","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/TCAD.2002.806600","volume":"22","author":"G. Wolfe","year":"2003","unstructured":"G. Wolfe, R. Vemuri, Extraction and use of neural network models in automated synthesis of operational amplifiers. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 22(2), 198\u2013212 (2003)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2_CR10","doi-asserted-by":"publisher","unstructured":"H. Liu, A. Singhee, R. A. Rutenbar, L.R. Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, in Proceedings 2002 Design Automation Conference (2002) . \nhttps:\/\/doi.org\/10.1109\/dac.2002.1012665","DOI":"10.1109\/dac.2002.1012665"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"N. Kahraman, T. Yildirim, Technology independent circuit sizing for fundamental analog circuits using artificial neural networks, in Ph.D. Research in Microelectronics and Electronics (2008)","DOI":"10.1109\/RME.2008.4595710"},{"key":"2_CR12","unstructured":"E. Dumesnil, F. Nabki, M. Boukadoum, RF-LNA circuit synthesis using an array of artificial neural networks with constrained inputs. in Proceeding IEEE International Symposium on Circuits and Systems, vol. 2015-July (2015), pp. 573\u2013576"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"N. Takai, M. Fukuda, Prediction of element values of OPAmp for required specifications utilizing deep learning, in International Symposium on Electronics and Smart Devices (ISESD) (2017)","DOI":"10.1109\/ISESD.2017.8253353"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, N. Horta, Analog Integrated Circuit Design Automation\u2014Placement, in Routing and Parasitic Extraction Techniques (Springer, 2017). ISBN 978-3-319-34060-9","DOI":"10.1007\/978-3-319-34060-9"},{"key":"2_CR15","unstructured":"D. Jepsen, C. Gelatt, Macro placement by Monte Carlo annealing, in IEEE International Conference on Computer Design (ICCD) (1983), pp. 495\u2013498"},{"issue":"3","key":"2_CR16","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/4.75012","volume":"26","author":"J Cohn","year":"1991","unstructured":"J. Cohn, J. Garrod, R.A. Rutenbar, L. Carley, KOAN\/ANAGRAM II: new tools for device-level analog placement and routing. IEEE J. Solid-State Circ. (JSSC) 26(3), 330\u2013342 (1991)","journal-title":"IEEE J. Solid-State Circ. (JSSC)"},{"issue":"7","key":"2_CR17","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1109\/4.391116","volume":"30","author":"K Lampaert","year":"1995","unstructured":"K. Lampaert, G. Gielen, W. Sansen, A performance-driven placement tool for analog integrated circuits. IEEE J. Solid-State Circ 30(7), 773\u2013780 (1995)","journal-title":"IEEE J. Solid-State Circ"},{"issue":"8","key":"2_CR18","doi-asserted-by":"publisher","first-page":"923","DOI":"10.1109\/43.511572","volume":"15","author":"E Malavasi","year":"1996","unstructured":"E. Malavasi, E. Charbon, E. Felt, A. Sangiovanni-Vincentelli, Automation of IC layout with analog constraints. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD) 15(8), 923\u2013942 (1996)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD)"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, N. Horta, Analog IC placement using absolute coordinates and a hierarchical combination of Pareto optimal fronts, in 2015 11th Conference on Ph. D. Research in Microelectronics and Electronics (2015)","DOI":"10.1109\/PRIME.2015.7251334"},{"key":"2_CR20","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1016\/j.vlsi.2016.05.008","volume":"55","author":"Ricardo Martins","year":"2016","unstructured":"R. Martins, R. P\u00f3voa, N. Louren\u00e7o, N. Horta, Current-flow & current-density-aware multi-objective optimization of analog IC placement. Integr., VLSI J. (2016). \nhttps:\/\/doi.org\/10.1016\/j.vlsi.2016.05.008","journal-title":"Integration"},{"key":"2_CR21","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, R. P\u00f3voa, N. Horta, On the exploration of design tradeoffs in analog ic placement with layout-dependent effects, in International Conference on SMACD ( Lausanne, Switzerland, 2019)","DOI":"10.1109\/SMACD.2019.8795297"},{"key":"2_CR22","unstructured":"D.F. Wong, C.L. Liu, A new algorithm for floorplan design, in Proceedings of the 23th ACM\/IEEE Design Automation Conference (DAC) (1986), pp. 101\u2013107"},{"issue":"12","key":"2_CR23","doi-asserted-by":"publisher","first-page":"1518","DOI":"10.1109\/43.552084","volume":"15","author":"H. Murata","year":"1996","unstructured":"H. Murata, K. Fujiyoshi, S. Nakatake, Kajitani. VLSI module placement based on rectangle-packing by the sequence-pair, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 12 (1996), pp. 1518\u20131524","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2_CR24","unstructured":"Y. Pang, F. Balasa, K. Lampaert, C.-K. Cheng, Block placement with symmetry constraints based on the o-tree non-slicing representation, in Proceedings ACM\/IEEE Design Automation Conference (2000), pp. 464\u2013467"},{"key":"2_CR25","unstructured":"P.-N. Guo, C.-K. Cheng, T. Yoshimura, An O-tree representation of nonslicing floorplan and its applications, in Proceedings of the 36th ACM\/IEEE Design Automation Conference (DAC) (1999), pp. 268\u2013273"},{"issue":"2","key":"2_CR26","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1109\/TCAD.2003.822132","volume":"23","author":"F Balasa","year":"2004","unstructured":"F. Balasa, S.C. Maruvada, K. Krishnamoorthy, On the exploration of the solution space in analog placement with symmetry constraints. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD) 23(2), 177\u2013191 (2004)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD)"},{"key":"2_CR27","unstructured":"Y.-C. Chang, Y.-W. Chang, G.-M. Wu, S.-W. Wu, \u201cB*-trees: A new representation for nonslicing floorplans, in Proceedings of the 37th ACM\/IEEE Design Automation Conference (DAC) (2000), pp. 458\u2013463"},{"key":"2_CR28","unstructured":"F. Balasa, S.C. Maruvada, K. Krishnamoorthy, Using red-black interval trees in device-level analog placement with symmetry constraints, in Proceedings of the Asian and South Pacific\u2014Design Automation Conference (ASP-DAC) (2003), pp. 777\u2013782"},{"key":"2_CR29","unstructured":"L. Jai-Ming, C. Yao-Wen, TCG: a transitive closure graph-based representation for non-slicing floorplans, in Proceedings of the 38th ACM\/IEEE Design Automation Conference (DAC), pp. 764\u2013769 (2001)"},{"issue":"5","key":"2_CR30","doi-asserted-by":"publisher","first-page":"968","DOI":"10.1109\/TCAD.2004.828114","volume":"23","author":"L Lin","year":"2004","unstructured":"L. Lin, Y.-W. Chang, TCG-S orthogonal coupling of P-admissible representations for general floorplans. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD) 23(5), 968\u2013980 (2004)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD)"},{"key":"2_CR31","unstructured":"L. Zhang, C.-J. Shi, Y. Jiang, Symmetry-aware placement with transitive closure graphs for analog layout design, in Proceeding IEEE\/ACM Asia and South Pacific Design Automation Conference (2008), pp. 180\u2013185"},{"key":"2_CR32","unstructured":"J.-M. Lin, G.-M. Wu, Y.-W. Chang, J.-H. Chuang, placement with symmetry constraints for analog layout design using TCG-S, in Proceeding IEEE\/ACM Asia and South Pacific Design Automation Conference, vol. 2 (2005), pp. 1135\u20131138"},{"issue":"6","key":"2_CR33","doi-asserted-by":"publisher","first-page":"791","DOI":"10.1109\/TCAD.2009.2017433","volume":"28","author":"P-H Lin","year":"2009","unstructured":"P.-H. Lin, Y.-W. Chang, S.-C. Lin, Analog placement based on symmetry-island formulation. IEEE Trans. Comput. Aided Des. (TCAD) 28(6), 791\u2013804 (2009)","journal-title":"IEEE Trans. Comput. Aided Des. (TCAD)"},{"key":"2_CR34","unstructured":"P.-H. Lin, S.-C. Lin, Analog placement based on novel symmetry-island formulation, in Proceedings of the 44th ACM\/IEEE Design Automation Conference (DAC) (2007), pp. 465\u2013470"},{"key":"2_CR35","unstructured":"P.-H. Lin, S.-C. Lin, Analog placement based on hierarchical module clustering, in Proceedings of the 45th ACM\/IEEE Design Automation Conference (DAC) (2008), pp. 50\u201355"},{"key":"2_CR36","doi-asserted-by":"publisher","first-page":"1143","DOI":"10.1057\/palgrave.jors.2602068","volume":"57","author":"B Suman","year":"2006","unstructured":"B. Suman, P. Kumar, A survey of simulated annealing as a tool for single and multiobjective optimization. J. Oper. Res. Soc. 57, 1143\u20131160 (2006)","journal-title":"J. Oper. Res. Soc."},{"issue":"1","key":"2_CR37","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/TCAD.2008.2009137","volume":"28","author":"Y Yilmaz","year":"2009","unstructured":"Y. Yilmaz, G. Dundar, Analog Layout Generator for CMOS Circuits. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD) 28(1), 32\u201345 (2009)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD)"},{"key":"2_CR38","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, A. Canelas, N. Horta, Electromigration-aware and IR-Drop avoidance routing in analog multiport terminal structures, in 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2014)","DOI":"10.7873\/DATE.2014.023"},{"issue":"1","key":"2_CR39","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/s10470-013-0088-9","volume":"78","author":"R. Martins","year":"2013","unstructured":"R. Martins, N. Lourenco, N. Horta, Routing analog ICs using a multi-objective multi-constraint evolutionary approachAnalog. Integr. Circ. Signal Process. 78(1), 123\u2013135 (2013)","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"2_CR40","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, N. Horta, Multi-objective multi-constraint routing of analog ICs using a modified NSGA-II approach, in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) (Seville, Spain, 2012), pp. 65\u201368","DOI":"10.1109\/SMACD.2012.6339418"},{"issue":"4","key":"2_CR41","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1016\/j.vlsi.2003.08.004","volume":"36","author":"N Jangkrajarng","year":"2003","unstructured":"N. Jangkrajarng, S. Bhattacharya, R. Hartono, C. Shi, IPRAIL\u2014Intellectual property reuse-based analog IC layout automation. Integr. VLSI J. 36(4), 237\u2013262 (2003)","journal-title":"Integr. VLSI J."},{"issue":"6","key":"2_CR42","doi-asserted-by":"publisher","first-page":"945","DOI":"10.1109\/TCAD.2005.855982","volume":"25","author":"S Bhattacharya","year":"2006","unstructured":"S. Bhattacharya, N. Jangkrajarng, C. Shi, Multilevel symmetry-constraint generation for retargeting large analog layouts. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD) 25(6), 945\u2013960 (2006)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD)"},{"key":"2_CR43","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, N. Horta, LAYGEN II\u2014automatic analog ICs layout generator based on a template approach, in Genetic and Evolutionary Computation Conference (GECCO) (Philadelphia, USA, 2012)","DOI":"10.1145\/2330163.2330319"},{"key":"2_CR44","unstructured":"R. Martins, A. Canelas, N. Louren\u00e7o, N. Horta, On-the-fly exploration of placement templates for analog IC layout-aware sizing methodologies, in 2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) (2016), pp. 1\u20134"},{"key":"2_CR45","doi-asserted-by":"publisher","first-page":"485","DOI":"10.1016\/j.vlsi.2017.02.012","volume":"58","author":"R Martins","year":"2017","unstructured":"R. Martins, N. Louren\u00e7o, A. Canelas, N. Horta, Stochastic-based placement template generator for analog IC layout-aware synthesis. Integr. VLSI J. 58, 485\u2013495 (2017)","journal-title":"Integr. VLSI J."},{"key":"2_CR46","unstructured":"P.H. Wu, M. P. H. Lin, T.Y. Ho, Analog layout synthesis with knowledge mining, in 2015 European Conference on Circuit Theory and Design (ECCTD) (2015), pp. 1\u20134"},{"issue":"2","key":"2_CR47","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/TCAD.2014.2379630","volume":"34","author":"PH Wu","year":"2015","unstructured":"P.H. Wu, M.P.H. Lin, T.C. Chen, C.F. Yeh, X. Li, T.Y. Ho, A novel analog physical synthesis methodology integrating existent design expertise. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 34(2), 199\u2013212 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"2_CR48","doi-asserted-by":"crossref","unstructured":"H.E. Graeb (ed.), Analog Layout Synthesis: A Survey of Topological Approaches (Springer, 2011)","DOI":"10.1007\/978-1-4419-6932-3"},{"key":"2_CR49","unstructured":"M.P.-H. Lin, Y.-W. Chang, C.-M. Hung, Recent research development and new challenges in analog layout synthesis, in Asia and South Pacific Design Automation Conference (2016), pp. 617\u2013622"},{"key":"2_CR50","unstructured":"M.V. Korovkin, V.L. Chechurin, M. Hayakawa, Inverse Problems in Electric Circuits and Electromagnetics (Springer, 2007)"}],"container-title":["SpringerBriefs in Applied Sciences and Technology","Using Artificial Neural Networks for Analog Integrated Circuit Design Automation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-35743-6_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,10]],"date-time":"2019-12-10T22:10:33Z","timestamp":1576015833000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-35743-6_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,12]]},"ISBN":["9783030357429","9783030357436"],"references-count":50,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-35743-6_2","relation":{},"ISSN":["2191-530X","2191-5318"],"issn-type":[{"type":"print","value":"2191-530X"},{"type":"electronic","value":"2191-5318"}],"subject":[],"published":{"date-parts":[[2019,12,12]]},"assertion":[{"value":"12 December 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}