{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:27:42Z","timestamp":1763724462095,"version":"3.40.5"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030357429"},{"type":"electronic","value":"9783030357436"}],"license":[{"start":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T00:00:00Z","timestamp":1576108800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-35743-6_4","type":"book-chapter","created":{"date-parts":[[2019,12,10]],"date-time":"2019-12-10T22:05:54Z","timestamp":1576015554000},"page":"45-66","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Using ANNs to Size Analog Integrated Circuits"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o P. S.","family":"Rosa","sequence":"first","affiliation":[]},{"given":"Daniel J. D.","family":"Guerra","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1687-1447","authenticated-orcid":false,"given":"Nuno C. G.","family":"Horta","sequence":"additional","affiliation":[]},{"given":"Ricardo M. F.","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Nuno C. C.","family":"Louren\u00e7o","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,12]]},"reference":[{"key":"4_CR1","unstructured":"Cadence, Virtuoso Analog Design Environment GXL [Online]. Available: \nhttp:\/\/www.cadence.com\n\n. Accessed 15 May 2019"},{"key":"4_CR2","unstructured":"MunEDA, WIKED\u2122 [Online]. Available: \nhttp:\/\/www.muneda.com\n\n. Accessed am 15 May 2019"},{"issue":"1","key":"4_CR3","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/TVLSI.2018.2872410","volume":"27","author":"Ricardo Martins","year":"2019","unstructured":"R. Martins, N. Louren\u00e7o, N. Horta, J. Yin, P. Mak, R. Martins, Many-objective sizing optimization of a class-C\/D VCO for ultralow-power IoT and ultralow-phase-noise cellular applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(1), 69\u201382 (2019)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"4_CR4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2890528","author":"F Passos","year":"2019","unstructured":"F. Passos et al., A multilevel bottom-up optimization methodology for the automated synthesis of RF systems. IEEE Trans. Comput. Des. Integr. Circuits Syst. (2019). \nhttps:\/\/doi.org\/10.1109\/TCAD.2018.2890528","journal-title":"IEEE Trans. Comput. Des. Integr. Circuits Syst."},{"key":"4_CR5","doi-asserted-by":"publisher","unstructured":"A. Canelas, et al., FUZYE: a fuzzy C-means analog IC yield optimization using evolutionary-based algorithms. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (2018). \nhttps:\/\/doi.org\/10.1109\/tcad.2018.2883978","DOI":"10.1109\/tcad.2018.2883978"},{"issue":"1","key":"4_CR6","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/TCAD.2016.2564362","volume":"36","author":"R Gonzalez-Echevarria","year":"2017","unstructured":"R. Gonzalez-Echevarria et al., An automated design methodology of RF circuits by using pareto-optimal fronts of EM-simulated inductors. IEEE Trans. Comput. Des. Integr. Circ. Syst. 36(1), 15\u201326 (2017)","journal-title":"IEEE Trans. Comput. Des. Integr. Circ. Syst."},{"issue":"6","key":"4_CR7","doi-asserted-by":"publisher","first-page":"989","DOI":"10.1109\/TCAD.2018.2834394","volume":"38","author":"R Martins","year":"2019","unstructured":"R. Martins, N. Louren\u00e7o, F. Passos, R. P\u00f3voa, A. Canelas, E. Roca, R. Castro-L\u00f3pez, J. Sieiro, F.V. Fern\u00e1ndez, N. Horta, Two-step RF IC block synthesis with pre-optimized inductors and full layout generation in-the-loop. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (TCAD) 38(6), 989\u20131002 (2019)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD)"},{"issue":"2","key":"4_CR8","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/TCAD.2002.806600","volume":"22","author":"G. Wolfe","year":"2003","unstructured":"G. Wolfe, R. Vemuri, Extraction and use of neural network models in automated synthesis of operational amplifiers. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 22(2), 198\u2013212 (2003)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"4_CR9","doi-asserted-by":"publisher","unstructured":"H. Liu, A. Singhee, R.A. Rutenbar, L.R. Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, in Proceedings 2002 Design Automation Conference (2002). \nhttps:\/\/doi.org\/10.1109\/dac.2002.1012665","DOI":"10.1109\/dac.2002.1012665"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"N. Kahraman, T. Yildirim, Technology independent circuit sizing for fundamental analog circuits using artificial neural networks, in Ph.D. Research in Microelectronics and Electronics (2008)","DOI":"10.1109\/RME.2008.4595710"},{"key":"4_CR11","unstructured":"I. Goodfellow, Y. Bengio, A. Courville, Deep Learning. MIT Press (2016)"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"N. Louren\u00e7o, R. Martins, N. Horta, Automatic analog IC sizing and optimization constrained with PVT corners and layout effects. Springer International Publishing (2016)","DOI":"10.1007\/978-3-319-42037-0"},{"key":"4_CR13","unstructured":"V. Nair, G.E. Hinton, Rectified linear units improve restricted boltzmann machines, in Proceedings of the 27th International Conference on International Conference on Machine Learning (2010)"},{"key":"4_CR14","unstructured":"D.P. Kingma, J. Ba, Adam: a method for stochastic optimization, in Proceedings International Conference on Learning Representations (ICLR) (2015)"},{"issue":"3","key":"4_CR15","first-page":"266","volume":"65","author":"R P\u00f3voa","year":"2018","unstructured":"R. P\u00f3voa, N. Louren\u00e7o, R. Martins, A. Canelas, N. Horta, J. Goes, Single-stage amplifier biased by voltage-combiners with gain and energy-efficiency enhancement. IEEE Trans. Circ. Syst. II Express Briefs 65(3), 266\u2013270 (2018)","journal-title":"IEEE Trans. Circ. Syst. II Express Briefs"},{"key":"4_CR16","unstructured":"M. Abadi, et al. TensorFlow: large-scale machine learning on heterogeneous systems, 2015. Software available from tensorflow.org"}],"container-title":["SpringerBriefs in Applied Sciences and Technology","Using Artificial Neural Networks for Analog Integrated Circuit Design Automation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-35743-6_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,10]],"date-time":"2019-12-10T22:10:51Z","timestamp":1576015851000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-35743-6_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,12]]},"ISBN":["9783030357429","9783030357436"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-35743-6_4","relation":{},"ISSN":["2191-530X","2191-5318"],"issn-type":[{"type":"print","value":"2191-530X"},{"type":"electronic","value":"2191-5318"}],"subject":[],"published":{"date-parts":[[2019,12,12]]},"assertion":[{"value":"12 December 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}