{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T16:14:24Z","timestamp":1747152864549,"version":"3.40.5"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030357429"},{"type":"electronic","value":"9783030357436"}],"license":[{"start":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T00:00:00Z","timestamp":1576108800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-35743-6_5","type":"book-chapter","created":{"date-parts":[[2019,12,10]],"date-time":"2019-12-10T22:05:54Z","timestamp":1576015554000},"page":"67-101","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["ANNs as an Alternative for Automatic Analog IC Placement"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o P. S.","family":"Rosa","sequence":"first","affiliation":[]},{"given":"Daniel J. D.","family":"Guerra","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1687-1447","authenticated-orcid":false,"given":"Nuno C. G.","family":"Horta","sequence":"additional","affiliation":[]},{"given":"Ricardo M. F.","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Nuno C. C.","family":"Louren\u00e7o","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,12]]},"reference":[{"issue":"12","key":"5_CR1","doi-asserted-by":"publisher","first-page":"1518","DOI":"10.1109\/43.552084","volume":"15","author":"H. Murata","year":"1996","unstructured":"H. Murata, K. Fujiyoshi, S. Nakatake, Kajitani. VLSI module placement based on rectangle-packing by the sequence-pair. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 15(12), 1518\u20131524 (1996)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5_CR2","unstructured":"Y. Pang, F. Balasa, K. Lampaert, C.-K. Cheng, Block placement with symmetry constraints based on the o-tree non-slicing representation, in Proceedings ACM\/IEEE Design Automation Conference (2000), pp. 464\u2013467"},{"key":"5_CR3","unstructured":"Y.-C. Chang, Y.-W. Chang, G.-M. Wu, S.-W. Wu, B*-trees: A new representation for nonslicing floorplans, in Proceedings of the 37th ACM\/IEEE Design Automation Conference (DAC) (2000), pp. 458\u2013463"},{"key":"5_CR4","unstructured":"L. Jai-Ming, C. Yao-Wen, TCG: a transitive closure graph-based representation for non-slicing floorplans, in Proceedings of the 38th ACM\/IEEE Design Automation Conference (DAC) (2001), pp. 764\u2013769"},{"issue":"6","key":"5_CR5","doi-asserted-by":"publisher","first-page":"791","DOI":"10.1109\/TCAD.2009.2017433","volume":"28","author":"P-H Lin","year":"2009","unstructured":"P.-H. Lin, Y.-W. Chang, S.-C. Lin, Analog placement based on symmetry-island formulation. IEEE Trans. Comput. Aided Des. (TCAD) 28(6), 791\u2013804 (2009)","journal-title":"IEEE Trans. Comput. Aided Des. (TCAD)"},{"key":"5_CR6","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1016\/j.vlsi.2016.05.008","volume":"55","author":"Ricardo Martins","year":"2016","unstructured":"R. Martins, R. P\u00f3voa, N. Louren\u00e7o, N. Horta, Current-flow and current-density-aware multi-objective optimization of analog IC placement. Integr. VLSI J. (2016). \nhttps:\/\/doi.org\/10.1016\/j.vlsi.2016.05.008","journal-title":"Integration"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, R. P\u00f3voa N. Horta, On the exploration of design tradeoffs in analog IC placement with layout-dependent effects. in International Conference on SMACD (Lausanne, Switzerland, 2019)","DOI":"10.1109\/SMACD.2019.8795297"},{"issue":"1","key":"5_CR8","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/TCAD.2008.2009137","volume":"28","author":"Y Yilmaz","year":"2009","unstructured":"Y. Yilmaz, G. Dundar, Analog layout generator for CMOS circuits. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD) 28(1), 32\u201345 (2009)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD)"},{"issue":"1","key":"5_CR9","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/s10470-013-0088-9","volume":"78","author":"R. Martins","year":"2013","unstructured":"R. Martins, N. Lourenco, N. Horta, Routing analog ICs using a multi-objective multi-constraint evolutionary approach. Analog. Integr. Circuits Signal Process. 78(1), 123\u2013135 (2013)","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, N. Horta, Multi-objective multi-constraint routing of analog ICs using a modified NSGA-II approach, in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) (Seville, Spain, 2012), pp. 65\u201368","DOI":"10.1109\/SMACD.2012.6339418"},{"issue":"3","key":"5_CR11","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/4.75012","volume":"26","author":"J Cohn","year":"1991","unstructured":"J. Cohn, J. Garrod, R.A. Rutenbar, L. Carley, Koan\/Anagram II: new tools for device-level analog placement and routing. IEEE J. Solid-State Circ. (JSSC) 26(3), 330\u2013342 (1991)","journal-title":"IEEE J. Solid-State Circ. (JSSC)"},{"issue":"7","key":"5_CR12","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1109\/4.391116","volume":"30","author":"K Lampaert","year":"1995","unstructured":"K. Lampaert, G. Gielen, W. Sansen, A performance-driven placement tool for analog integrated circuits. IEEE J. Solid-State Circuits 30(7), 773\u2013780 (1995)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"8","key":"5_CR13","doi-asserted-by":"publisher","first-page":"923","DOI":"10.1109\/43.511572","volume":"15","author":"E Malavasi","year":"1996","unstructured":"E. Malavasi, E. Charbon, E. Felt, A. Sangiovanni-Vincentelli, Automation of IC layout with analog constraints. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD) 15(8), 923\u2013942 (1996)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD)"},{"issue":"4","key":"5_CR14","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1016\/j.vlsi.2003.08.004","volume":"36","author":"N Jangkrajarng","year":"2003","unstructured":"N. Jangkrajarng, S. Bhattacharya, R. Hartono, C. Shi, IPRAIL\u2014Intellectual property reuse-based analog IC layout automation. Integr. VLSI J. 36(4), 237\u2013262 (2003)","journal-title":"Integr. VLSI J."},{"issue":"6","key":"5_CR15","doi-asserted-by":"publisher","first-page":"945","DOI":"10.1109\/TCAD.2005.855982","volume":"25","author":"S Bhattacharya","year":"2006","unstructured":"S. Bhattacharya, N. Jangkrajarng, C. Shi, Multilevel symmetry-constraint generation for retargeting large analog layouts. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD) 25(6), 945\u2013960 (2006)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. (TCAD)"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"R. Martins, N. Louren\u00e7o, N. Horta, Laygen II\u2014Automatic analog ICs layout generator based on a template approach, in Genetic and Evolutionary Computation Conference (GECCO) (Philadelphia, USA, 2012)","DOI":"10.1145\/2330163.2330319"},{"key":"5_CR17","unstructured":"P.H. Wu, M.P.H. Lin, T.Y. Ho, Analog layout synthesis with knowledge mining, in 2015 European Conference on Circuit Theory and Design (ECCTD) (2015), pp. 1\u20134"},{"issue":"2","key":"5_CR18","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/TCAD.2014.2379630","volume":"34","author":"PH Wu","year":"2015","unstructured":"P.H. Wu, M.P.H. Lin, T.C. Chen, C.F. Yeh, X. Li, T.Y. Ho, A novel analog physical synthesis methodology integrating existent design expertise. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(2), 199\u2013212 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"5_CR19","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1109\/TCSII.2017.2686586","volume":"65","author":"Ricardo Povoa","year":"2018","unstructured":"R. P\u00f3voa, et al., Single-stage amplifier biased by voltage-combiners with gain and energy-efficiency enhancement, in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 3 (2018)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"5_CR20","unstructured":"R. Martins, A. Canelas, N. Louren\u00e7o, N. Horta, On-the-fly exploration of placement templates for analog IC layout-aware sizing methodologies, in 2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), (2016), pp. 1\u20134"},{"key":"5_CR21","doi-asserted-by":"publisher","first-page":"485","DOI":"10.1016\/j.vlsi.2017.02.012","volume":"58","author":"R Martins","year":"2017","unstructured":"R. Martins, N. Louren\u00e7o, A. Canelas, N. Horta, Stochastic-based placement template generator for analog IC layout-aware synthesis. Integr., VLSI J. 58, 485\u2013495 (2017)","journal-title":"Integr., VLSI J."},{"key":"5_CR22","unstructured":"D. Clevert, T. Unterthiner, S. Hochreiter, Fast and accurate deep network learning by exponential linear units (ELUs),\u201d in International Conference on Learning Representations (2015), pp. 1\u201314"},{"key":"5_CR23","unstructured":"D. Kingma, J. Ba, Adam: a method for stochastic optimization, in CoRR, abs\/1412.6980 (2014)"},{"key":"5_CR24","unstructured":"M. Abadi, et al., TensorFlow: large-scale machine learning on heterogeneous systems. 2015. Software available from tensorflow.org"},{"key":"5_CR25","first-page":"2825","volume":"12","author":"Fabian Pedregosa","year":"2011","unstructured":"Fabian Pedregosa et al., Scikit-learn: machine learning in python. J. Mach. Learn. Res. 12, 2825\u20132830 (2011)","journal-title":"J. Mach. Learn. Res."},{"key":"5_CR26","unstructured":"Python data analysis library. \nhttps:\/\/pandas.pydata.org\/"},{"key":"5_CR27","unstructured":"Matplotlib. \nhttps:\/\/matplotlib.org\/"}],"container-title":["SpringerBriefs in Applied Sciences and Technology","Using Artificial Neural Networks for Analog Integrated Circuit Design Automation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-35743-6_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,10]],"date-time":"2019-12-10T22:10:47Z","timestamp":1576015847000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-35743-6_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,12]]},"ISBN":["9783030357429","9783030357436"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-35743-6_5","relation":{},"ISSN":["2191-530X","2191-5318"],"issn-type":[{"type":"print","value":"2191-530X"},{"type":"electronic","value":"2191-5318"}],"subject":[],"published":{"date-parts":[[2019,12,12]]},"assertion":[{"value":"12 December 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}