{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T04:21:23Z","timestamp":1774585283905,"version":"3.50.1"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783031147005","type":"print"},{"value":"9783031147012","type":"electronic"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-14701-2_5","type":"book-chapter","created":{"date-parts":[[2022,11,21]],"date-time":"2022-11-21T09:06:08Z","timestamp":1669021568000},"page":"71-116","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Design of a Fully Integrated Power Management Unit"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8390-7534","authenticated-orcid":false,"given":"Ricardo","family":"Madeira","sequence":"first","affiliation":[]},{"given":"Jo\u00e3o Pedro","family":"Oliveira","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8053-902X","authenticated-orcid":false,"given":"Nuno","family":"Paulino","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,11,22]]},"reference":[{"key":"5_CR1","doi-asserted-by":"publisher","unstructured":"Harjani R, Chaubey S (2014) A unified framework for capacitive series-parallel DC-DC converter design. In: Proceedings of the IEEE 2014 custom integrated circuits conference. https:\/\/doi.org\/10.1109\/CICC.2014.6946050","DOI":"10.1109\/CICC.2014.6946050"},{"key":"5_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4280-6","volume-title":"CMOS integrated capacitive DC-DC converters","author":"TV Breussegem","year":"2013","unstructured":"Breussegem TV, Steyaert M (2013) CMOS integrated capacitive DC-DC converters. Springer, New York"},{"key":"5_CR3","doi-asserted-by":"publisher","unstructured":"Jiang J, Lu Y, Huang C, Ki W, Mok PKT (2015) A 2-\/3-phase fully integrated switched-capacitor DC-DC converter in bulk CMOS for energy-efficient digital circuits with 14% efficiency improvement. In: 2015 IEEE international solid-state circuits conference (ISSCC). https:\/\/doi.org\/10.1109\/ISSCC.2015.7063078","DOI":"10.1109\/ISSCC.2015.7063078"},{"key":"5_CR4","doi-asserted-by":"publisher","unstructured":"Meyvaert H, Breussegem TV, Steyaert M (2011) A monolithic 0.77W\/mm$$^2$$ power dense capacitive DC-DC step-down converter in 90nm Bulk CMOS. In: European solid-state circuits conference (ESSCIRC). https:\/\/doi.org\/10.1109\/ESSCIRC.2011.6045012","DOI":"10.1109\/ESSCIRC.2011.6045012"},{"key":"5_CR5","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342378","author":"YK Ramadass","year":"2007","unstructured":"Ramadass YK, Chandrakasan AP (2007) Voltage scalable switched capacitor DC-DC converter for ultra-low-power on-chip applications. IEEE Power Electron Spec Conf. https:\/\/doi.org\/10.1109\/PESC.2007.4342378","journal-title":"IEEE Power Electron Spec Conf"},{"key":"5_CR6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2507361","author":"S Bang","year":"2016","unstructured":"Bang S, Seo J, Chang L, Blaauw D, Sylvester D (2016) A low ripple switched-capacitor voltage regulator using flying capacitance dithering. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2015.2507361","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2608349","author":"N Butzen","year":"2016","unstructured":"Butzen N, Steyaert M (2016) Scalable parasitic charge redistribution: design of high-efficiency fully integrated switched-capacitor DC-DC converters. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2016.2608349","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0265","author":"JH Stathis","year":"2002","unstructured":"Stathis JH (2002) Reliability limits for the gate insulator in CMOS technology. IBM J Res Dev. https:\/\/doi.org\/10.1147\/rd.462.0265","journal-title":"IBM J Res Dev"},{"key":"5_CR9","doi-asserted-by":"publisher","unstructured":"El-Damak D, Bandyopadhyay S, Chandrakasan AP (2013) A 93% efficiency reconfigurable switched-capacitor DC-DC converter using on-chip ferroelectric capacitors. In: IEEE international solid-state circuits conference digest of technical papers. https:\/\/doi.org\/10.1109\/ISSCC.2013.6487776","DOI":"10.1109\/ISSCC.2013.6487776"},{"key":"5_CR10","doi-asserted-by":"publisher","unstructured":"Andersen TM, Krismer F, Kolar JW, Toifl T, Menolfi C, Kull L, Morf T, Kossel M, Br\u00e4ndli M, Buchmann P, Francese PA (2015) A feedforward controlled on-chip switched-capacitor voltage regulator delivering 10W in 32nm SOI CMOS. In: IEEE international solid-state circuits conference (ISSCC). https:\/\/doi.org\/10.1109\/ISSCC.2015.7063076","DOI":"10.1109\/ISSCC.2015.7063076"},{"key":"5_CR11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259044","author":"SS Kudva","year":"2013","unstructured":"Kudva SS, Harjani R (2013) Fully integrated capacitive DC-DC converter with all-digital ripple mitigation technique. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2013.2259044","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054","author":"H Le","year":"2011","unstructured":"Le H, Sanders SR, Alon E (2011) Design techniques for fully integrated switched-capacitor DC-DC converters. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2011.2159054","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR13","doi-asserted-by":"publisher","unstructured":"Le H, Seeman M, Sanders SR, Sathe V, Naffziger S, Alon E (2010) A 32nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55W\/mm$$^2$$ at 81% efficiency. In: IEEE international solid-state circuits conference - (ISSCC). https:\/\/doi.org\/10.1109\/ISSCC.2010.5433981","DOI":"10.1109\/ISSCC.2010.5433981"},{"key":"5_CR14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144350","author":"TMV Breussegem","year":"2011","unstructured":"Breussegem TMV, Steyaert MSJ (2011) Monolithic capacitive DC-DC converter with single boundary-multiphase control and voltage domain stacking in 90 nm CMOS. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2011.2144350","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR15","doi-asserted-by":"publisher","unstructured":"Piqu\u00e9 GV (2021) A 41-phase switched-capacitor power converter with 3.8\u00a0mV output ripple and 81% efficiency in baseline 90\u00a0nm CMOS. In: IEEE international solid-state circuits conference. https:\/\/doi.org\/10.1109\/ISSCC.2012.6176892","DOI":"10.1109\/ISSCC.2012.6176892"},{"key":"5_CR16","doi-asserted-by":"publisher","unstructured":"Le H, Crossley J, Sanders SR, Alon E (2013) A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19W\/mm$$^2$$ at 73% efficiency. In: IEEE international solid-state circuits conference (ISSCC). https:\/\/doi.org\/10.1109\/ISSCC.2013.6487775","DOI":"10.1109\/ISSCC.2013.6487775"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Jain R, Geuskens B, Khellah M, Kim S, Kulkarni J, Tschanz J, De V (2013) A 0.45\u20131V fully integrated reconfigurable switched capacitor step-down DC-DC converter with high density MIM capacitor in 22\u00a0nm tri-gate CMOS. In: IEEE symposium on VLSI circuits","DOI":"10.1109\/JSSC.2013.2297402"},{"key":"5_CR18","doi-asserted-by":"publisher","unstructured":"Andersen TM, Krismer F, Kolar JW, Toifl T, Menolfi C, Kull L, Morf T, Kossel M, Br\u00e4ndli M, Buchmann P, Francese PA (2014). In: IEEE international solid-state circuits conference digest of technical papers (ISSCC). https:\/\/doi.org\/10.1109\/ISSCC.2014.6757351","DOI":"10.1109\/ISSCC.2014.6757351"},{"key":"5_CR19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2410800","author":"A Sarafianos","year":"2015","unstructured":"Sarafianos A, Steyaert M (2015) Fully integrated wide input voltage range capacitive DC-DC converters: the folding Dickson converter. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2015.2410800","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2416315","author":"A Biswas","year":"2015","unstructured":"Biswas A, Sinangil Y, Chandrakasan AP (2015) A 28 nm FDSOI integrated reconfigurable switched-capacitor based step-up DC-DC converter with 88% peak efficiency. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2015.2416315","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2465853","author":"J Tsai","year":"2015","unstructured":"Tsai J, Ko S, Wang C, Yen Y, Wang H, Huang P, Lan P, Shen M (2015) A 1 V input, 3 V-to-6 V output, 58%-efficient integrated charge pump with a hybrid topology for area reduction and an improved efficiency by using parasitics. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2015.2465853","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2617315","author":"Y Lu","year":"2017","unstructured":"Lu Y, Jiang J, Ki W (2017) A multiphase switched-capacitor DC-DC converter ring with fast transient response and small ripple. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2016.2617315","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2935556","author":"Y Jiang","year":"2019","unstructured":"Jiang Y, Law M, Chen Z, Mak P, Martins RP (2019) Algebraic series-parallel-based switched-capacitor DC-DC boost converter with wide input voltage range and enhanced power density. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2019.2935556","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR24","doi-asserted-by":"publisher","unstructured":"Breussegem TV, Steyaert M (2010) A fully integrated gearbox capacitive DC\/DC-converter in 90nm CMOS: Optimization, control and measurements. In: IEEE 12th workshop on control and modeling for power electronics (COMPEL). https:\/\/doi.org\/10.1109\/COMPEL.2010.5562379","DOI":"10.1109\/COMPEL.2010.5562379"},{"key":"5_CR25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076550","author":"YK Ramadass","year":"2010","unstructured":"Ramadass YK, Fayed AA, Chandrakasan AP (2010) A fully-integrated switched-capacitor step-down DC-DC converter with digital capacitance modulation in 45 nm CMOS. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2010.2076550","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR26","doi-asserted-by":"publisher","unstructured":"Saurabh C, Harjani R (2017) Fully tunable software defined DC-DC converter with 3000X output current 4X output voltage ranges. In: IEEE custom integrated circuits conference (CICC). https:\/\/doi.org\/10.1109\/CICC.2017.7993625","DOI":"10.1109\/CICC.2017.7993625"},{"key":"5_CR27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2733539","author":"N Butzen","year":"2017","unstructured":"Butzen N, Steyaert MSJ (2017) Design of soft-charging switched-capacitor DC-DC converters using stage outphasing and multiphase soft-charging. IEEE J Solid-State Circuits. https:\/\/doi.org\/10.1109\/JSSC.2017.2733539","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR28","doi-asserted-by":"publisher","unstructured":"Carvalho C, Lavareda G, Lameiro J, Paulino N (2011) A step-up $$\\mu $$-power converter for solar energy harvesting applications, using Hill Climbing maximum power point tracking. In: IEEE international symposium of circuits and systems (ISCAS). https:\/\/doi.org\/10.1109\/ISCAS.2011.5937965","DOI":"10.1109\/ISCAS.2011.5937965"},{"key":"5_CR29","doi-asserted-by":"crossref","unstructured":"Baker RJ (2010) CMOS circuit design, layout, and simulation. Wiley-IEEE Press","DOI":"10.1002\/9780470891179"},{"key":"5_CR30","doi-asserted-by":"publisher","unstructured":"Quendera F, Paulino N (2015) A low voltage low power temperature sensor using a 2nd order delta-sigma modulator. In: Conference on design of circuits and integrated systems (DCIS). https:\/\/doi.org\/10.1109\/DCIS.2015.7388608","DOI":"10.1109\/DCIS.2015.7388608"},{"key":"5_CR31","doi-asserted-by":"publisher","unstructured":"Pereira MS, Costa JEN, Santos M, Vaz JC (2015) A 1.1 $$\\mu $$A voltage reference circuit with high PSRR and temperature compensation. In: Conference on design of circuits and integrated systems (DCIS). https:\/\/doi.org\/10.1109\/DCIS.2015.7388564","DOI":"10.1109\/DCIS.2015.7388564"},{"key":"5_CR32","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2209","author":"R Madeira","year":"2016","unstructured":"Madeira R, Paulino N (2016) Analysis and implementation of a power management unit with a multiratio switched capacitor DC-DC converter for a supercapacitor power supply. Int J Circuit Theory Appl. https:\/\/doi.org\/10.1002\/cta.2209","journal-title":"Int J Circuit Theory Appl"},{"key":"5_CR33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2861082","author":"R Madeira","year":"2018","unstructured":"Madeira R, Oliveira JP, Paulino N (2018) A 130 nm CMOS power management unit with a multi-ratio core SC DC-DC converter for a supercapacitor power supply. IEEE Trans Circuits Syst II: Express Briefs. https:\/\/doi.org\/10.1109\/TCSII.2018.2861082","journal-title":"IEEE Trans Circuits Syst II: Express Briefs"},{"issue":"1109\/4","key":"5_CR34","volume":"10","author":"T Kobayashi","year":"1993","unstructured":"Kobayashi T, Nogami K, Shirotori T, Fujimoto Y (1993) A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture. IEEE J Solid-State Circuits 10(1109\/4):210039","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR35","doi-asserted-by":"publisher","unstructured":"Babayan-Mashhadi S, Lotfi R (2014) Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans Very Large Scale Integr (VLSI) Syst. https:\/\/doi.org\/10.1109\/TVLSI.2013.2241799","DOI":"10.1109\/TVLSI.2013.2241799"},{"issue":"1109\/4","key":"5_CR36","first-page":"34103","volume":"10","author":"C Eichenberger","year":"1989","unstructured":"Eichenberger C, Guggenbuhl W (1989) Dummy transistor compensation of analog MOS switches. IEEE J Solid-State Circuits 10(1109\/4):34103","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["Synthesis Lectures on Engineering, Science, and Technology","Fully Integrated Switched-Capacitor PMU for IoT Nodes"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-14701-2_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,21]],"date-time":"2022-11-21T09:06:19Z","timestamp":1669021579000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-14701-2_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031147005","9783031147012"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-14701-2_5","relation":{},"ISSN":["2690-0300","2690-0327"],"issn-type":[{"value":"2690-0300","type":"print"},{"value":"2690-0327","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"22 November 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}