{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T04:21:20Z","timestamp":1743826880159,"version":"3.40.3"},"publisher-location":"Cham","reference-count":47,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031879944","type":"print"},{"value":"9783031879951","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-87995-1_1","type":"book-chapter","created":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T19:26:55Z","timestamp":1743794815000},"page":"3-12","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["First Twenty Years of the International Symposium on Applied Reconfigurable Computing (ARC): A Selection of Papers"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-1799","authenticated-orcid":false,"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6761-6801","authenticated-orcid":false,"given":"Walid","family":"Najjar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,4,4]]},"reference":[{"issue":"2","key":"1_CR1","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Comput. Surv. 34(2), 171\u2013210 (2002). https:\/\/doi.org\/10.1145\/508352.508353","journal-title":"ACM Comput. Surv."},{"key":"1_CR2","doi-asserted-by":"publisher","unstructured":"Gokhale, M., Graham, P.: Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays, Springer, NY (2005). https:\/\/doi.org\/10.1007\/b136834","DOI":"10.1007\/b136834"},{"key":"1_CR3","doi-asserted-by":"publisher","unstructured":"Estrin, G.: Organization of computer systems: the fixed plus variable structure computer. In: Papers presented at the 3\u20135 May 1960, Western Joint IRE-AIEE-ACM Computer Conference (IRE-AIEE-ACM \u201860 (Western)), pp. 33\u201340. Association for Computing Machinery, New York, NY, USA. https:\/\/doi.org\/10.1145\/1460361.1460365","DOI":"10.1145\/1460361.1460365"},{"key":"1_CR4","doi-asserted-by":"publisher","unstructured":"Estrin, G.: Reconfigurable computer origins: the UCLA fixed-plus-variable (F+V) structure computer. IEEE Ann. Hist. Comput. 24(4), 3\u20139 (2002). https:\/\/doi.org\/10.1109\/MAHC.2002.1114865.","DOI":"10.1109\/MAHC.2002.1114865"},{"key":"1_CR5","doi-asserted-by":"publisher","unstructured":"Boutros, A., Betz, V.: FPGA architecture: principles and progression. IEEE Circuits Syst. Mag. 21(2), 4\u201329, Second quarter 2021. https:\/\/doi.org\/10.1109\/MCAS.2021.3071607.","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"1_CR6","doi-asserted-by":"publisher","unstructured":"Li, Z., Wijerathne, D., Mitra, T.: Coarse-grained reconfigurable array (CGRA). In: Chattopadhyay, A. (ed.) Handbook of Computer Architecture. Springer, Singapore (2023). https:\/\/doi.org\/10.1007\/978-981-15-6401-7_50-1","DOI":"10.1007\/978-981-15-6401-7_50-1"},{"key":"1_CR7","unstructured":"International Symposium on Reconfigurable Computing (ARC) Homepage. http:\/\/www.arcsymposium.org\/. Accessed 8 Jan 2025"},{"key":"1_CR8","unstructured":"DBLP Homepage, Computer Science Bibliography: International Symposium on Applied Reconfigurable Computing. Architectures, Tools, and Applications (ARC). https:\/\/dblp.org\/db\/conf\/arc\/index.html. Accessed 8 Jan 2025"},{"key":"1_CR9","unstructured":"ARC: International Symposium on Applied Reconfigurable Computing, \u00a9 Springer Nature Switzerland AG. Part of Springer Nature. https:\/\/link.springer.com\/conference\/arc. Accessed 8 Jan 8 Jan 2025"},{"key":"1_CR10","doi-asserted-by":"publisher","unstructured":"Sakiyama, K., Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.: Reconfigurable modular arithmetic logic unit for high-performance public-key cryptosystems. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds.) ARC 2006. LNCS, vol. 3985. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11802839_43","DOI":"10.1007\/11802839_43"},{"issue":"5","key":"1_CR11","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1080\/00207210701293264","volume":"94","author":"K Sakiyama","year":"2007","unstructured":"Sakiyama, K., Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.: Reconfigurable modular arithmetic logic unit supporting high-performance RSA and ECC over GF(p). Int. J. Electron. 94(5), 501\u2013514 (2007). https:\/\/doi.org\/10.1080\/00207210701293264","journal-title":"Int. J. Electron."},{"key":"1_CR12","doi-asserted-by":"publisher","unstructured":"Buyukkurt, B., Guo, Z., Najjar, W.A.: Impact of loop unrolling on area, throughput and clock frequency in ROCCC: C to VHDL compiler for FPGAs. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds.) ARC 2006. LNCS, vol. 3985. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11802839_48","DOI":"10.1007\/11802839_48"},{"key":"1_CR13","doi-asserted-by":"publisher","unstructured":"Buyukkurt, B., Cortes, J., Villarreal, J., Najjar, W.A.: Impact of high-level transformations within the ROCCC framework. ACM Trans. Archit. Code Optim. 7, 4, Article 17, 36 p. (2010). https:\/\/doi.org\/10.1145\/1880043.1880044","DOI":"10.1145\/1880043.1880044"},{"key":"1_CR14","doi-asserted-by":"publisher","unstructured":"Bouwens, F., Berekovic, M., Kanstein, A., Gaydadjiev, G.: Architectural exploration of the ADRES coarse-grained reconfigurable array. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol. 4419. Springer, Heidelberg (2007). https:\/\/doi.org\/10.1007\/978-3-540-71431-6_1","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"1_CR15","doi-asserted-by":"publisher","unstructured":"Bispo, J., Sourdis, I., Cardoso, J.M.P., Vassiliadis, S.: Synthesis of regular expressions targeting FPGAs: current status and open issues. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol. 4419. Springer, Heidelberg (2007). https:\/\/doi.org\/10.1007\/978-3-540-71431-6_17","DOI":"10.1007\/978-3-540-71431-6_17"},{"key":"1_CR16","doi-asserted-by":"publisher","unstructured":"Drimer, S.: Authentication of FPGA bitstreams: why and how. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol. 4419. Springer, Heidelberg (2007). https:\/\/doi.org\/10.1007\/978-3-540-71431-6_7","DOI":"10.1007\/978-3-540-71431-6_7"},{"key":"1_CR17","doi-asserted-by":"publisher","unstructured":"Lopes, A.R., Constantinides, G.A.: A high throughput FPGA-based floating point conjugate gradient implementation. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds) ARC 2008. LNCS, vol. 4943. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-78610-8_10","DOI":"10.1007\/978-3-540-78610-8_10"},{"key":"1_CR18","doi-asserted-by":"publisher","unstructured":"Lopes, A.R., Constantinides, G.A.: A high throughput FPGA-based floating point conjugate gradient implementation for dense matrices. ACM Trans. Reconfig. Technol. Syst. 3(1), Article 1, 19 p. (2010). https:\/\/doi.org\/10.1145\/1661438.1661439","DOI":"10.1145\/1661438.1661439"},{"key":"1_CR19","doi-asserted-by":"publisher","unstructured":"Galuzzi, C., Bertels, K.: The instruction-set extension problem: a survey. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARC 2008. LNCS, vol. 4943. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-78610-8_21","DOI":"10.1007\/978-3-540-78610-8_21"},{"key":"1_CR20","doi-asserted-by":"publisher","unstructured":"Galuzzi, C., Bertels, K.: The instruction-set extension problem: a survey. ACM Trans. Reconfig. Technol. Syst. 4(2), Article 18, 28 p. (2011). https:\/\/doi.org\/10.1145\/1968502.1968509","DOI":"10.1145\/1968502.1968509"},{"key":"1_CR21","doi-asserted-by":"publisher","unstructured":"Hannig, F., Ruckdeschel, H., Dutta, H., Teich, J.: PARO: synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARC 2008. LNCS, vol. 4943. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-78610-8_30","DOI":"10.1007\/978-3-540-78610-8_30"},{"key":"1_CR22","doi-asserted-by":"publisher","unstructured":"Claus, C., Ahmed, R., Altenried, F., Stechele, W.: Towards rapid dynamic partial reconfiguration in video-based driver assistance systems. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds.) ARC 2010. LNCS, vol. 5992. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-12133-3_8","DOI":"10.1007\/978-3-642-12133-3_8"},{"key":"1_CR23","doi-asserted-by":"publisher","unstructured":"Boland, D., Constantinides, G.A.: Optimising memory bandwidth use for matrix-vector multiplication in iterative methods. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds.) ARC 2010. LNCS, vol. 5992. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-12133-3_17","DOI":"10.1007\/978-3-642-12133-3_17"},{"key":"1_CR24","doi-asserted-by":"publisher","unstructured":"Boland, D., Constantinides, G.A.: Optimizing memory bandwidth use and performance for matrix-vector multiplication in iterative methods. ACM Trans. Reconfig. Technol. Syst. 4, 3, Article 22, 14 p. (2011). https:\/\/doi.org\/10.1145\/2000832.2000834","DOI":"10.1145\/2000832.2000834"},{"key":"1_CR25","doi-asserted-by":"publisher","unstructured":"Duhem, F., Muller, F., Lorenzini, P.: FaRM: fast reconfiguration manager for reducing reconfiguration time overhead on FPGA. In: Koch, A., Krishnamurthy, R., McAllister, J., Woods, R., El-Ghazawi, T. (eds.) ARC 2011. LNCS, vol. 6578. Springer, Heidelberg (2011). https:\/\/doi.org\/10.1007\/978-3-642-19475-7_26","DOI":"10.1007\/978-3-642-19475-7_26"},{"issue":"2","key":"1_CR26","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1049\/iet-cdt.2011.0033","volume":"6","author":"F Duhem","year":"2012","unstructured":"Duhem, F., Muller, F., Lorenzini, P.: Reconfiguration time overhead on field programmable gate arrays: reduction and cost model. IET Comput. Digit. Tech. 6(2), 105\u2013113 (2012). https:\/\/doi.org\/10.1049\/iet-cdt.2011.0033","journal-title":"IET Comput. Digit. Tech."},{"key":"1_CR27","doi-asserted-by":"publisher","unstructured":"Sasdrich, P., G\u00fcneysu, T.: Efficient elliptic-curve cryptography using Curve25519 on reconfigurable devices. In: Goehringer, D., Santambrogio, M.D., Cardoso, J.M.P., Bertels, K. (eds.) ARC 2014. LNCS, vol. 8405. Springer, Cham (2014). https:\/\/doi.org\/10.1007\/978-3-319-05960-0_3","DOI":"10.1007\/978-3-319-05960-0_3"},{"key":"1_CR28","doi-asserted-by":"publisher","unstructured":"Sasdrich, P., G\u00fcneysu, T.: Implementing Curve25519 for side-channel--protected elliptic curve cryptography. ACM Trans. Reconfigurable Technol. Syst. 9(1), Article 3, 15 p. (2015). https:\/\/doi.org\/10.1145\/2700834","DOI":"10.1145\/2700834"},{"key":"1_CR29","doi-asserted-by":"publisher","unstructured":"Takamaeda-Yamazaki, S.: Pyverilog: a Python-based hardware design processing toolkit for Verilog HDL. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P. (eds.) ARC 2015. LNCS, vol. 9040. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_42","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"1_CR30","doi-asserted-by":"publisher","unstructured":"Happe, M., Traber, A., Keller, A.: Preemptive hardware multitasking in ReconOS. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P. (eds.) ARC 2015. LNCS, vol. 9040. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_7","DOI":"10.1007\/978-3-319-16214-0_7"},{"key":"1_CR31","doi-asserted-by":"publisher","unstructured":"Zhao, R., Niu, X., Wu, Y., Luk, W., Liu, Q.: Optimizing CNN-based object detection algorithms on embedded FPGA platforms. In: Wong, S., Beck, A., Bertels, K., Carro, L. (eds.) ARC 2017. LNCS, vol. 10216. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-56258-2_22","DOI":"10.1007\/978-3-319-56258-2_22"},{"key":"1_CR32","doi-asserted-by":"publisher","unstructured":"Rizakis, M., Venieris, S.I., Kouris, A., Bouganis, C.S.: Approximate FPGA-based LSTMs under computation time constraints. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P. (eds.) ARC 2018. LNCS, vol. 10824. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-78890-6_1","DOI":"10.1007\/978-3-319-78890-6_1"},{"key":"1_CR33","doi-asserted-by":"publisher","unstructured":"Kouris, A., Venieris, S.I., Rizakis, M., Bouganis, C.-S.: Approximate LSTMs for time-constrained inference: enabling fast reaction in self-driving cars. IEEE Consum. Electron. Mag. 9(4), 11\u201326 (2020). https:\/\/doi.org\/10.1109\/MCE.2020.2969195.","DOI":"10.1109\/MCE.2020.2969195"},{"key":"1_CR34","doi-asserted-by":"publisher","unstructured":"Su, J., et al.: Redundancy-reduced MobileNet acceleration on reconfigurable logic for ImageNet classification. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P. (eds.) ARC 2018. LNCS, vol. 10824. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-78890-6_2","DOI":"10.1007\/978-3-319-78890-6_2"},{"key":"1_CR35","doi-asserted-by":"publisher","unstructured":"Korinth, J., Hofmann, J., Heinz, C., Koch, A.: The TaPaSCo open-source toolflow for the automated composition of task-based parallel reconfigurable computing systems. In: Hochberger, C., Nelson, B., Koch, A., Woods, R., Diniz, P. (eds.) ARC 2019. LNCS, vol. 11444. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-17227-5_16","DOI":"10.1007\/978-3-030-17227-5_16"},{"key":"1_CR36","doi-asserted-by":"publisher","first-page":"545","DOI":"10.1007\/s11265-021-01640-8","volume":"93","author":"C Heinz","year":"2021","unstructured":"Heinz, C., Hofmann, J., Korinth, J., et al.: The TaPaSCo open-source toolflow. J. Sig. Process. Syst. 93, 545\u2013563 (2021). https:\/\/doi.org\/10.1007\/s11265-021-01640-8","journal-title":"J. Sig. Process. Syst."},{"key":"1_CR37","doi-asserted-by":"publisher","unstructured":"Kalms, L., Podlubne, A., G\u00f6hringer, D.: HiFlipVX: an open source high-level synthesis FPGA library for image processing. In: Hochberger, C., Nelson, B., Koch, A., Woods, R., Diniz, P. (eds.) ARC 2019. LNCS, vol. 11444. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-17227-5_12","DOI":"10.1007\/978-3-030-17227-5_12"},{"key":"1_CR38","doi-asserted-by":"publisher","first-page":"513","DOI":"10.1007\/s11265-021-01651-5","volume":"93","author":"L Kalms","year":"2021","unstructured":"Kalms, L., Rad, P.A., Ali, M., et al.: A parametrizable high-level synthesis library for accelerating neural networks on FPGAs. J. Sig. Process. Syst. 93, 513\u2013529 (2021). https:\/\/doi.org\/10.1007\/s11265-021-01651-5","journal-title":"J. Sig. Process. Syst."},{"key":"1_CR39","doi-asserted-by":"publisher","unstructured":"Ferianc, M., Fan, H., Chu, R.S.W., Stano, J., Luk, W.: Improving performance estimation for FPGA-based accelerators for convolutional neural networks. In: Rinc\u00f3n, F., Barba, J., So, H., Diniz, P., Caba, J. (eds.) ARC 2020. LNCS, vol. 12083. Springer, Cham (2020). https:\/\/doi.org\/10.1007\/978-3-030-44534-8_1","DOI":"10.1007\/978-3-030-44534-8_1"},{"key":"1_CR40","doi-asserted-by":"publisher","first-page":"520","DOI":"10.3390\/electronics10040520","volume":"10","author":"M Ferianc","year":"2021","unstructured":"Ferianc, M., et al.: Improving performance estimation for design space exploration for convolutional neural network accelerators. Electronics 10, 520 (2021). https:\/\/doi.org\/10.3390\/electronics10040520","journal-title":"Electronics"},{"key":"1_CR41","doi-asserted-by":"publisher","unstructured":"Yu, Z., Bouganis, C.S.: A parameterisable FPGA-tailored architecture for YOLOv3-tiny. In: Rinc\u00f3n, F., Barba, J., So, H., Diniz, P., Caba, J. (eds.) ARC 2020. LNCS, vol. 12083. Springer, Cham (2020). https:\/\/doi.org\/10.1007\/978-3-030-44534-8_25","DOI":"10.1007\/978-3-030-44534-8_25"},{"key":"1_CR42","doi-asserted-by":"publisher","unstructured":"Ansaloni, G., Scarabottolo, I., Pozzi, L.: Judiciously spreading approximation among arithmetic components with top-down inexact hardware design. In: Rinc\u00f3n, F., Barba, J., So, H., Diniz, P., Caba, J. (eds.) ARC 2020. LNCS, vol. 12083. Springer, Cham (2020). https:\/\/doi.org\/10.1007\/978-3-030-44534-8_2","DOI":"10.1007\/978-3-030-44534-8_2"},{"key":"1_CR43","doi-asserted-by":"publisher","unstructured":"Heinz, C., Koch, A.: Supporting on-chip dynamic parallelism for task-based hardware accelerators. In: Derrien, S., Hannig, F., Diniz, P.C., Chillet, D. (eds.) ARC 2021. LNCS, vol. 12700. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-79025-7_6","DOI":"10.1007\/978-3-030-79025-7_6"},{"key":"1_CR44","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-022-01759-2","author":"C Heinz","year":"2022","unstructured":"Heinz, C., Koch, A.: On-chip and distributed dynamic parallelism for task-based hardware accelerators. J. Sig. Process. Syst. (2022). https:\/\/doi.org\/10.1007\/s11265-022-01759-2","journal-title":"J. Sig. Process. Syst."},{"key":"1_CR45","doi-asserted-by":"publisher","unstructured":"Pagonis, G., Leon, V., Soudris, D., Lentaris, G.: Increasing the fault tolerance of COTS FPGAs in space: SEU mitigation techniques on MPSoC. In: Palumbo, F., Keramidas, G., Voros, N., Diniz, P.C. (eds.) ARC 2023. LNCS, vol. 14251. Springer, Cham (2023). https:\/\/doi.org\/10.1007\/978-3-031-42921-7_15","DOI":"10.1007\/978-3-031-42921-7_15"},{"key":"1_CR46","doi-asserted-by":"publisher","unstructured":"Plagwitz, P., Hannig, F., Teich, J., Keszocze, O.: SNN vs. CNN implementations on FPGAs: an empirical evaluation. In: Skliarova, I., Brox Jim\u00e9nez, P., V\u00e9stias, M., Diniz, P.C. (eds.) ARC 2024. LNCS, vol. 14553. Springer, Cham (2024). https:\/\/doi.org\/10.1007\/978-3-031-55673-9_1","DOI":"10.1007\/978-3-031-55673-9_1"},{"key":"1_CR47","doi-asserted-by":"publisher","unstructured":"Mpakos, P., et al.: Open-source SpMV multiplication hardware accelerator for FPGA-based HPC systems. In: Skliarova, I., Brox Jim\u00e9nez, P., V\u00e9stias, M., Diniz, P.C. (eds.) ARC 2024. LNCS, vol. 14553. Springer, Cham (2024). https:\/\/doi.org\/10.1007\/978-3-031-55673-9_2","DOI":"10.1007\/978-3-031-55673-9_2"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-87995-1_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T19:26:56Z","timestamp":1743794816000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-87995-1_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031879944","9783031879951"],"references-count":47,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-87995-1_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"4 April 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare relevant to this article\u2019s content.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Seville","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 April 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 April 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arc2025.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}