{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T00:12:54Z","timestamp":1760659974515,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031970504"},{"type":"electronic","value":"9783031970511"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-97051-1_16","type":"book-chapter","created":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T02:30:37Z","timestamp":1750905037000},"page":"226-237","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Coarse-Grained Reconfigurable Arrays for High-Performance Low-Power Deep Neural Networks on Embedded Devices"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o D.","family":"Lopes","sequence":"first","affiliation":[]},{"given":"Hor\u00e1cio C.","family":"Neto","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9 T.","family":"Sousa","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,6,26]]},"reference":[{"issue":"1","key":"16_CR1","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1146\/annurev.cs.04.060190.001351","volume":"4","author":"TG Dietterich","year":"1990","unstructured":"Dietterich, T.G.: Machine learning. Annual Review of Computer Science 4(1), 255\u2013306 (1990)","journal-title":"Annual Review of Computer Science"},{"key":"16_CR2","unstructured":"Mitchell, T.M., Mitchell, T.M.: Machine learning, vol. 1. McGraw-Hill New York (1997)"},{"key":"16_CR3","volume-title":"Artificial intelligence","author":"PH Winston","year":"1984","unstructured":"Winston, P.H.: Artificial intelligence. Addison-Wesley Longman Publishing Co., Inc (1984)"},{"issue":"2","key":"16_CR4","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1049\/ip-cdt:20045086","volume":"152","author":"TJ Todman","year":"2005","unstructured":"Todman, T.J., Constantinides, G.A., Wilton, S.J.E., Mencer, O., Luk, W., Cheung, P.Y.K.: Reconfigurable computing: architectures and design methods. IEE Proceedings-Computers and Digital Techniques 152(2), 193\u2013207 (2005)","journal-title":"IEE Proceedings-Computers and Digital Techniques"},{"key":"16_CR5","doi-asserted-by":"publisher","unstructured":"Betkaoui, B., Thomas, D.B., Luk, W.: Comparing performance and energy efficiency of FPGAs and GPUs for high productivity computing. 2010 International Conference on Field-Programmable Technology, pp. 94\u2013101 (2010). https:\/\/doi.org\/10.1109\/fpt.2010.5681761","DOI":"10.1109\/fpt.2010.5681761"},{"key":"16_CR6","doi-asserted-by":"publisher","unstructured":"Guo, K., Zeng, S., Yu, J., Wang, Y., Yang, H.: A survey of FPGA-based neural network inference accelerators. ACM Transactions on Reconfigurable Technology and Systems 12(1), 1\u201326 (2019). https:\/\/doi.org\/10.1145\/3289185 National Center for Biotechnology Information. http:\/\/www.ncbi.nlm.nih.gov","DOI":"10.1145\/3289185"},{"key":"16_CR7","doi-asserted-by":"publisher","unstructured":"Machupalli, R., Hossain, M., Mandal, M.: Review of ASIC accelerators for deep neural network. Microprocessors and Microsystems 89, 104441 (2022). https:\/\/doi.org\/10.1016\/j.micpro.2022.1044418","DOI":"10.1016\/j.micpro.2022.1044418"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"M\u00e1rio, V., Lopes, J.D., V\u00e9stias, M., de Sousa, J.T.: Implementing CNNs using a Linear Array of Full Mesh CGRAs. 16th International Symposium on Applied Reconfigurable Computing (2020)","DOI":"10.1007\/978-3-030-44534-8_22"},{"key":"16_CR9","unstructured":"IOb-SoC \u2013 A Computing Machines using a RISC-V architecture. https:\/\/github.com\/IObundle\/iob-soc (2019). Accessed: 23 April 2025"},{"key":"16_CR10","doi-asserted-by":"publisher","unstructured":"Merendeira, A., et al.: IOb-SoC - An Open-source RISC-V System-on-Chip (2021). https:\/\/doi.org\/10.5281\/zenodo.5791412","DOI":"10.5281\/zenodo.5791412"},{"issue":"6","key":"16_CR11","doi-asserted-by":"publisher","first-page":"669","DOI":"10.3390\/electronics10060669","volume":"10","author":"JD Lopes","year":"2021","unstructured":"Lopes, J.D., V\u00e9stias, M.P., Duarte, R.P., Neto, H.C., de Sousa, J.T.: Coarse- grained reconfigurable computing with the versat architecture. Electronics 10(6), 669 (2021)","journal-title":"Electronics"},{"key":"16_CR12","doi-asserted-by":"crossref","unstructured":"Podobas, A., Sano, K., Matsuoka, S.: A Survey on Coarse-Grained Reconfigurable Architectures from a Performance Perspective. arXiv preprint arXiv:2004.04509 (2020)","DOI":"10.1109\/ACCESS.2020.3012084"},{"issue":"5","key":"16_CR13","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H Singh","year":"2000","unstructured":"Singh, H., Lee, M.H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Chaves Filho, E.M.: MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Comput. 49(5), 465\u2013481 (2000)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"16_CR14","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1145\/342001.339687","volume":"28","author":"ZA Ye","year":"2000","unstructured":"Ye, Z.A., Moshovos, A., Hauck, S., Banerjee, P.: CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit. ACM SIGARCH Computer Architecture News 28(2), 225\u2013235 (2000)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Chalamalasetti, S.R., Purohit, S., Margala, M., Vanderbauwhede, W.: MORA \u2013 an architecture and programming model for a resource efficient coarse grained reconfigurable processor. In: 2009 NASA\/ESA Conference on Adaptive Hardware and Systems, pp. 389\u2013396. IEEE (2009)","DOI":"10.1109\/AHS.2009.37"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Salefski, B., Caglar, L.: Re-Configurable Computing in Wireless. In: Proceedings of the 38th Design Automation Conference (IEEE Cat. No. 01CH37232), pp. 178\u2013183. IEEE (2001)","DOI":"10.1145\/378239.378459"},{"issue":"1","key":"16_CR17","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/s11265-008-0297-0","volume":"62","author":"S Kyo","year":"2011","unstructured":"Kyo, S., Okazaki, S.: IMAPCAR: A 100 GOPS In-Vehicle Vision Processor Based on 128 Ring Connected Four-Way VLIW Processing Elements. Journal of Signal Processing Systems 62(1), 5\u201316 (2011)","journal-title":"Journal of Signal Processing Systems"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Kim, C., et al.: ULP-SRP: ultra low power samsung reconfigurable processor for biomedical applications. In: 2012 International Conference on Field-Programmable Technology, pp. 329\u2013334. IEEE (2012)","DOI":"10.1109\/FPT.2012.6412157"},{"key":"16_CR19","doi-asserted-by":"crossref","unstructured":"Fan, X., Wu, D., Cao, W., Luk, W., Wang, L.: Stream processing dual-track CGRA for object inference. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26(6), 1098\u20131111 (2018)","DOI":"10.1109\/TVLSI.2018.2797600"},{"issue":"2","key":"16_CR20","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1145\/3140659.3080254","volume":"45","author":"A Parashar","year":"2017","unstructured":"Parashar, A., et al.: SCNN: an accelerator for compressed- sparse convolutional neural networks. ACM SIGARCH Computer Architecture News 45(2), 27\u201340 (2017)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"16_CR21","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1109\/JETCAS.2019.2910232","volume":"9","author":"YH Chen","year":"2019","unstructured":"Chen, Y.H., Yang, T.J., Emer, J., Sze, V.: Eyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9(2), 292\u2013308 (2019)","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"16_CR22","doi-asserted-by":"crossref","unstructured":"K\u00e4sgen, P.S., Weinhardt, M., Hochberger, C.: A coarse-grained reconfigurable array for high-performance computing applications. 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20134. IEEE (2018)","DOI":"10.1109\/RECONFIG.2018.8641720"},{"key":"16_CR23","doi-asserted-by":"crossref","unstructured":"Prabhakar, R., et al.: Plasticine: A Reconfigurable Architecture for Parallel Patterns. In: 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), pp. 389\u2013402. IEEE (2017)","DOI":"10.1145\/3079856.3080256"},{"key":"16_CR24","doi-asserted-by":"crossref","unstructured":"Lee, D., Jo, M., Han, K., Choi, K.: FloRA: coarse-grained reconfigurable architecture with floating-point operation capability. In: 2009 International conference on field-programmable technology, pp. 376\u2013379. IEEE (2009)","DOI":"10.1109\/FPT.2009.5377609"},{"key":"16_CR25","doi-asserted-by":"crossref","unstructured":"Mach, S., Rossi, D., Tagliavini, G., Marongiu, A., Benini, L.: A transprecision floating-point architecture for energy-efficient embedded computing. 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135. IEEE (2018)","DOI":"10.1109\/ISCAS.2018.8351816"},{"key":"16_CR26","unstructured":"Gustafson, J.L.: The end of error: Unum computing. CRC Press (2015)"},{"key":"16_CR27","unstructured":"Kahan, W., Darcy, J.: How Java\u2019s floating-point hurts everyone everywhere. Workshop on Java, pp. 1\u201381 (1998). https:\/\/people.eecs.berkeley.edu\/~wkahan\/JAVAhurt.pdf"},{"key":"16_CR28","doi-asserted-by":"publisher","unstructured":"Ternovoy, E., Popov, M.G., Kaleev, D.V., Savchenko, Y.V., Pereverzev, A.L.: Comparative Analysis of Floating-point Accuracy of IEEE 754 and Posit Standards. 2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), pp. 1883\u2013186 (2020). https:\/\/doi.org\/10.1109\/EIConRus49466.2020.9039521","DOI":"10.1109\/EIConRus49466.2020.9039521"},{"issue":"2","key":"16_CR29","first-page":"71","volume":"4","author":"JL Gustafson","year":"2017","unstructured":"Gustafson, J.L., Yonemoto, I.T.: Beating floating point at its own game: Posit arithmetic. Supercomputing Frontiers and Innovations 4(2), 71\u201386 (2017)","journal-title":"Supercomputing Frontiers and Innovations"},{"key":"16_CR30","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1016\/j.parco.2017.05.003","volume":"73","author":"P Judd","year":"2018","unstructured":"Judd, P., et al.: Proteus: exploiting precision variability in deep neural networks. Parallel Comput. 73, 40\u201351 (2018)","journal-title":"Parallel Comput."},{"key":"16_CR31","doi-asserted-by":"publisher","unstructured":"Morris, R.: Tapered floating point: a new floating-point representation. IEEE Transactions on Computers C-20(12), 1578\u20131579 (1971). https:\/\/doi.org\/10.1109\/T-C.1971.223174","DOI":"10.1109\/T-C.1971.223174"},{"key":"16_CR32","doi-asserted-by":"publisher","unstructured":"Sousa, J.T.d., Lopes, J.D., Ser\u00f4dio, M., Neto, H.C., V\u00e9stias, M.P.: PT-float: a floating-point unit with dynamically varying exponent and fraction sizes. 2024 IEEE 31st Symposium on Computer Arithmetic (ARITH) 00, 139\u2013146 (2024). https:\/\/doi.org\/10.1109\/arith61463.2024.00031","DOI":"10.1109\/arith61463.2024.00031"},{"key":"16_CR33","unstructured":"ARM.: AMBA AXI and ACE Protocol Specification: AXI3, AXI4, and AXI4-Lite, ACE and ACE-Lite (February 2013), document ID: ID033013"},{"key":"16_CR34","unstructured":"Lopes, J.D.: Precision Trade-off Floating-Point Units for Coarse-Grained Reconfigurable Arrays. PhD thesis, Instituto Superior T\u00e9cnico (2025)"},{"key":"16_CR35","unstructured":"STL-10 Dataset. http:\/\/cs.stanford.edu\/~acoates\/stl10, accessed: 2025\u201304\u201323"},{"key":"16_CR36","unstructured":"Coates, A., Ng, A., Lee, H.: An analysis of single-layer networks in unsupervised feature learning. In: Proceedings of the fourteenth international conference on artificial intelligence and statistics, pp. 215\u2013223. JMLR Workshop and Conference Proceedings (2011)"}],"container-title":["IFIP Advances in Information and Communication Technology","Technological Innovation for AI-Powered Cyber-Physical Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-97051-1_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T07:49:15Z","timestamp":1760600955000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-97051-1_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031970504","9783031970511"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-97051-1_16","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"26 June 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"DoCEIS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Doctoral Conference on Computing, Electrical and Industrial Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Lisbon","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Portugal","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 July 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"doceis2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/doceis.dee.fct.unl.pt\/index.htm","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}