{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,23]],"date-time":"2025-11-23T18:22:37Z","timestamp":1763922157149,"version":"3.45.0"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032076113","type":"print"},{"value":"9783032076120","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T00:00:00Z","timestamp":1763942400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T00:00:00Z","timestamp":1763942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-07612-0_42","type":"book-chapter","created":{"date-parts":[[2025,11,23]],"date-time":"2025-11-23T17:57:23Z","timestamp":1763920643000},"page":"548-561","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Advancing the\u00a0RISC-V Performance Simulation Ecosystem with\u00a0Data Prefetching"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1116-8859","authenticated-orcid":false,"given":"Lu\u00eds","family":"Crespo","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0628-2259","authenticated-orcid":false,"given":"Nuno","family":"Neves","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8083-4432","authenticated-orcid":false,"given":"Pedro","family":"Tomas","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2491-4977","authenticated-orcid":false,"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,11,24]]},"reference":[{"key":"42_CR1","doi-asserted-by":"crossref","unstructured":"Ainsworth, S., Jones, T.M.: Software prefetching for indirect memory accesses. In: 2017 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO), pp. 305\u2013317. IEEE (2017)","DOI":"10.1109\/CGO.2017.7863749"},{"key":"42_CR2","doi-asserted-by":"publisher","first-page":"78120","DOI":"10.1109\/ACCESS.2019.2917698","volume":"7","author":"A Akram","year":"2019","unstructured":"Akram, A., Sawalha, L.: A survey of computer architecture simulation techniques and tools. IEEE Access 7, 78120\u201378145 (2019)","journal-title":"IEEE Access"},{"key":"42_CR3","doi-asserted-by":"crossref","unstructured":"Baer, J.L., Chen, T.F.: An effective on-chip preloading scheme to reduce data access penalty. In: Proceedings of the 1991 ACM\/IEEE Conference on Supercomputing, pp. 176\u2013186 (1991)","DOI":"10.1145\/125826.125932"},{"key":"42_CR4","doi-asserted-by":"crossref","unstructured":"Bakhshalipour, M., Shakerinava, M., Lotfi-Kamran, P., Sarbazi-Azad, H.: Bingo spatial data prefetcher. In: 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 399\u2013411. IEEE (2019)","DOI":"10.1109\/HPCA.2019.00053"},{"issue":"4","key":"42_CR5","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1145\/2954679.2872414","volume":"51","author":"J Balkind","year":"2016","unstructured":"Balkind, J., et al.: Openpiton: an open source manycore research framework. ACM SIGPLAN Not. 51(4), 217\u2013232 (2016)","journal-title":"ACM SIGPLAN Not."},{"issue":"2","key":"42_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"42_CR7","volume-title":"A Primer on Hardware Prefetching","author":"B Falsafi","year":"2022","unstructured":"Falsafi, B., Wenisch, T.F.: A Primer on Hardware Prefetching. Springer, Cham (2022)"},{"key":"42_CR8","doi-asserted-by":"crossref","unstructured":"Genbrugge, D., Eyerman, S., Eeckhout, L.: Interval simulation: Raising the level of abstraction in architectural simulation. In: HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, pp. 1\u201312. IEEE (2010)","DOI":"10.1109\/HPCA.2010.5416636"},{"issue":"4","key":"42_CR9","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/1054907.1054914","volume":"31","author":"N Hardavellas","year":"2004","unstructured":"Hardavellas, N., et al.: Simflex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. ACM SIGMETRICS Perform. Eval. Rev. 31(4), 31\u201334 (2004)","journal-title":"ACM SIGMETRICS Perform. Eval. Rev."},{"issue":"2","key":"42_CR10","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/2.982915","volume":"35","author":"CJ Hughes","year":"2002","unstructured":"Hughes, C.J., Pai, V.S., Ranganathan, P., Adve, S.V.: RSIM: simulating shared-memory multiprocessors with ILP processors. Computer 35(2), 40\u201349 (2002)","journal-title":"Computer"},{"key":"42_CR11","doi-asserted-by":"crossref","unstructured":"Khan, M., Sandberg, A., Hagersten, E.: A case for resource efficient prefetching in multicores. In: 2014 43rd International Conference on Parallel Processing, pp. 101\u2013110. IEEE (2014)","DOI":"10.1109\/ICPP.2014.19"},{"key":"42_CR12","unstructured":"Mallya, N.B., Gonzalez-Alvarez, C., Carlson, T.E.: Flexible timing simulation of RISC-V processors with sniper. Simulation 4(1) (2018)"},{"key":"42_CR13","doi-asserted-by":"crossref","unstructured":"Michaud, P.: Best-offset hardware prefetching. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 469\u2013480. IEEE (2016)","DOI":"10.1109\/HPCA.2016.7446087"},{"issue":"2","key":"42_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2907071","volume":"49","author":"S Mittal","year":"2016","unstructured":"Mittal, S.: A survey of recent prefetching techniques for processor caches. ACM Comput. Surv. (CSUR) 49(2), 1\u201335 (2016)","journal-title":"ACM Comput. Surv. (CSUR)"},{"key":"42_CR15","doi-asserted-by":"crossref","unstructured":"Reagen, B., Adolf, R., Shao, Y.S., Wei, G.Y., Brooks, D.: Machsuite: benchmarks for accelerator design and customized architectures. In: 2014 IEEE International Symposium on Workload Characterization (IISWC), pp. 110\u2013119. IEEE (2014)","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"42_CR16","unstructured":"Roelke, A., Stan, M.R.: Risc5: implementing the RISC-V ISA in gem5. In: First Workshop on Computer Architecture Research with RISC-V (CARRV) (2017)"},{"key":"42_CR17","unstructured":"Sharkey, J., Ponomarev, D., Ghose, K.: M-sim: a flexible, multithreaded architectural simulation environment. Technical report, Department of Computer Science, State University of New York at Binghamton (2005)"},{"issue":"8","key":"42_CR18","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MC.2003.1220579","volume":"36","author":"K Skadron","year":"2003","unstructured":"Skadron, K., Martonosi, M., August, D.I., Hill, M.D., Lilja, D.J., Pai, V.S.: Challenges in computer architecture evaluation. Computer 36(8), 30\u201336 (2003)","journal-title":"Computer"},{"issue":"12","key":"42_CR19","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/C-M.1978.218016","volume":"11","author":"AJ Smith","year":"1978","unstructured":"Smith, A.J.: Sequential program prefetching in memory hierarchies. Computer 11(12), 7\u201321 (1978)","journal-title":"Computer"},{"key":"42_CR20","unstructured":"Ta, T., Cheng, L., Batten, C.: Simulating multi-core RISC-V systems in gem5. In: Workshop on Computer Architecture Research with RISC-V (2018)"},{"issue":"2","key":"42_CR21","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1145\/358923.358939","volume":"32","author":"SP Vanderwiel","year":"2000","unstructured":"Vanderwiel, S.P., Lilja, D.J.: Data prefetch mechanisms. ACM Comput. Surv. (CSUR) 32(2), 174\u2013199 (2000)","journal-title":"ACM Comput. Surv. (CSUR)"},{"issue":"1","key":"42_CR22","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"WA Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput. Archit. News 23(1), 20\u201324 (1995)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"42_CR23","doi-asserted-by":"crossref","unstructured":"Yu, X., Hughes, C.J., Satish, N., Devadas, S.: IMP: indirect memory prefetcher. In: Proceedings of the 48th International Symposium on Microarchitecture, pp. 178\u2013190 (2015)","DOI":"10.1145\/2830772.2830807"},{"key":"42_CR24","doi-asserted-by":"crossref","unstructured":"Zaruba, F., Benini, L.: The cost of application-class processing: energy and performance analysis of a Linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm FDSOI technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(11), 2629\u20132640 (2019)","DOI":"10.1109\/TVLSI.2019.2926114"},{"issue":"2","key":"42_CR25","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/MM.2020.3045564","volume":"41","author":"F Zaruba","year":"2020","unstructured":"Zaruba, F., Schuiki, F., Benini, L.: Manticore: a 4096-core RISC-V chiplet architecture for ultraefficient floating-point computing. IEEE Micro 41(2), 36\u201342 (2020)","journal-title":"IEEE Micro"},{"key":"42_CR26","unstructured":"Zhao, J., Korpan, B., Gonzalez, A., Asanovic, K.: SonicBOOM: the 3rd generation berkeley out-of-order machine. In: Fourth Workshop on Computer Architecture Research with RISC-V, vol.\u00a05, pp.\u00a01\u20137 (2020)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-07612-0_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,23]],"date-time":"2025-11-23T17:57:28Z","timestamp":1763920648000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-07612-0_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,24]]},"ISBN":["9783032076113","9783032076120"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-07612-0_42","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11,24]]},"assertion":[{"value":"24 November 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Hamburg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 June 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 June 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"40","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}