{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,23]],"date-time":"2025-11-23T18:22:21Z","timestamp":1763922141761,"version":"3.45.0"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032076113","type":"print"},{"value":"9783032076120","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T00:00:00Z","timestamp":1763942400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T00:00:00Z","timestamp":1763942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-07612-0_43","type":"book-chapter","created":{"date-parts":[[2025,11,23]],"date-time":"2025-11-23T17:57:21Z","timestamp":1763920641000},"page":"562-575","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["RISC-V in\u00a0HPC: a\u00a0Look Into Tools for\u00a0Performance Monitoring"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9809-0857","authenticated-orcid":false,"given":"Fabio","family":"Banchelli","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1550-8137","authenticated-orcid":false,"given":"Rafel Albert Bros","family":"Esqueu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5609-280X","authenticated-orcid":false,"given":"Tiago","family":"Rocha","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2491-4977","authenticated-orcid":false,"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8083-4432","authenticated-orcid":false,"given":"Pedro","family":"Tom\u00e1s","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0628-2259","authenticated-orcid":false,"given":"Nuno","family":"Neves","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3559-4825","authenticated-orcid":false,"given":"Filippo","family":"Mantovani","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,11,24]]},"reference":[{"key":"43_CR1","unstructured":"Technology readiness level definitions. https:\/\/www.nasa.gov\/pdf\/458490main_TRL_Definitions.pdf Accessed Jun 2021"},{"key":"43_CR2","doi-asserted-by":"crossref","unstructured":"Banchelli, F., et al.: Introducing marenostrum5: a European pre-exascale energy-efficient system designed to serve a broad spectrum of scientific workloads (2025), https:\/\/arxiv.org\/abs\/2503.09917","DOI":"10.1016\/j.future.2025.108125"},{"key":"43_CR3","doi-asserted-by":"publisher","unstructured":"Domingos, J.M., Rocha, T., Neves, N., Roma, N., Tom\u00e1s, P., Sousa, L.: Supporting risc-v performance counters through linux performance analysis tools. In: 2023 IEEE 34th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 94\u2013101 (2023). https:\/\/doi.org\/10.1109\/ASAP57973.2023.00027","DOI":"10.1109\/ASAP57973.2023.00027"},{"key":"43_CR4","unstructured":"Eranian, S.: libpfm4, https:\/\/sourceforge.net\/p\/perfmon2\/libpfm4\/ci\/master\/tree\/"},{"key":"43_CR5","unstructured":"International, R.V.: Opensbi sbi pmu extension support (2025), https:\/\/github.com\/riscv-software-src\/opensbi\/blob\/master\/docs\/pmu_support.md"},{"key":"43_CR6","unstructured":"International, R.V.: Risc-v open source supervisor binary interface (opensbi) (2025), https:\/\/github.com\/riscv-software-src\/opensbi"},{"key":"43_CR7","unstructured":"Kleen, A., Strong, B.: Intel \u00ae processor trace on linux. Tracing Summit (2015), https:\/\/citeseerx.ist.psu.edu\/viewdoc\/download?doi=10.1.1.735.3516&rep=rep1 &type=pdf"},{"key":"43_CR8","doi-asserted-by":"publisher","unstructured":"Lee, Y., et\u00a0al.: Using CoreSight PTM to integrate CRA monitoring IPs in an ARM-based SoC. ACM Trans. Des. Autom. Electron. Syst. 22(3), 52:1\u201352:25 (2017). https:\/\/doi.org\/10.1145\/3035965, https:\/\/doi.org\/10.1145\/3035965","DOI":"10.1145\/3035965"},{"key":"43_CR9","unstructured":"Mucci, P.J., Browne, S., Deane, C., Ho, G.: Papi: a portable interface to hardware performance counters. In: Proceedings of the Department of Defense HPCMP Users Group Conference, vol.\u00a0710 (1999)"},{"key":"43_CR10","doi-asserted-by":"crossref","unstructured":"Segev, R., Mendelson, A.: The use of performance-counters to perform side-channel attacks. In: International Symposium on Cyber Security, Cryptology, and Machine Learning, pp. 216\u2013233. Springer (2023)","DOI":"10.1007\/978-3-031-34671-2_16"},{"key":"43_CR11","unstructured":"SOPHGO: how to use perf with the sg2042 core (2025), https:\/\/github.com\/sophgo\/sophgo-doc\/blob\/main\/SG2042\/HowTo\/How%20to%20use%20perf%20on%20SG2042.rst"},{"key":"43_CR12","unstructured":"Spacemit: counter listing for spacemit k1 processor (2025), https:\/\/developer.spacemit.com\/documentation?token=ZZrhw4xvHiIVa7kTHlycxrmXn6d#part999"},{"key":"43_CR13","doi-asserted-by":"publisher","unstructured":"Su, A.P., et\u00a0al.: Multi-core software\/hardware co-debug platform with ARM CoreSight$$^{{\\rm TM}}$$, on-chip test architecture and AXI\/AHB bus monitor. In: International Symposium on VLSI Design, Automation and Test, pp.\u00a01\u20136, April 2011. https:\/\/doi.org\/10.1109\/VDAT.2011.5783594","DOI":"10.1109\/VDAT.2011.5783594"},{"key":"43_CR14","unstructured":"Waterman, A., Asanovic, K.: RISC-V \u201cV\u201d vector extension - version 1.0. Technical Report, RISC-V Foundation (2021), https:\/\/github.com\/riscvarchive\/riscv-v-spec\/releases\/download\/v1.0\/riscv-v-spec-1.0.pdf"},{"key":"43_CR15","unstructured":"Waterman, A., Lee, Y., Avi\u017eienis, R., Patterson, D., Asanovi\u0107, K.: The risc-v instruction set manual: Volume ii: privileged architecture (2024), https:\/\/riscv.github.io\/riscv-isa-manual\/snapshot\/privileged"},{"key":"43_CR16","unstructured":"Weaver, V.M.: Linux perf_event features and overhead. In: The 2nd International Workshop on Performance Analysis of Workload Optimized Systems, FastPath, vol.\u00a013, p.\u00a05 (2013)"},{"issue":"1","key":"43_CR17","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/MDAT.2020.3002145","volume":"38","author":"SMA Zeinolabedin","year":"2021","unstructured":"Zeinolabedin, S.M.A., Partzsch, J., Mayr, C.: Real-time hardware implementation of ARM CoreSight trace decoder. IEEE Des. Test 38(1), 69\u201377 (2021). https:\/\/doi.org\/10.1109\/MDAT.2020.3002145","journal-title":"IEEE Des. Test"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-07612-0_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,23]],"date-time":"2025-11-23T17:57:23Z","timestamp":1763920643000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-07612-0_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,24]]},"ISBN":["9783032076113","9783032076120"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-07612-0_43","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11,24]]},"assertion":[{"value":"24 November 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Hamburg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 June 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 June 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"40","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}