{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T06:54:00Z","timestamp":1763535240651},"publisher-location":"Cham","reference-count":66,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319021881"},{"type":"electronic","value":"9783319021898"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-02189-8_2","type":"book-chapter","created":{"date-parts":[[2013,9,24]],"date-time":"2013-09-24T08:23:09Z","timestamp":1380010989000},"page":"7-22","source":"Crossref","is-referenced-by-count":7,"title":["State-of-the-Art on Automatic Analog IC Sizing"],"prefix":"10.1007","author":[{"given":"Frederico A. E.","family":"Rocha","sequence":"first","affiliation":[]},{"given":"Ricardo M. F.","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Nuno C. C.","family":"Louren\u00e7o","sequence":"additional","affiliation":[]},{"given":"Nuno C. G.","family":"Horta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,9,25]]},"reference":[{"key":"2_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12346-7","volume-title":"Analog circuits and systems optimization based on evolutionary computation techniques","author":"MFM Barros","year":"2010","unstructured":"M.F.M. Barros, J.M.C. Guilherme, N.C.G. Horta, Analog circuits and systems optimization based on evolutionary computation techniques (Springer, Berlin, 2010)"},{"issue":"6","key":"2_CR2","doi-asserted-by":"publisher","first-page":"1106","DOI":"10.1109\/JSSC.1987.1052861","volume":"22","author":"MGR Degrauwe","year":"1987","unstructured":"M.G.R. Degrauwe, O. Nys, E. Dijkstra et al., IDAC: an interactive design tool for analog CMOS circuits. IEEE J. Solid-State Circuits 22(6), 1106\u20131116 (1987)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"2_CR3","doi-asserted-by":"publisher","first-page":"1247","DOI":"10.1109\/43.44506","volume":"8","author":"R Harjani","year":"1989","unstructured":"R. Harjani, R.A. Rutenbar, L.R. Carley, OASYS: a framework for analog circuit synthesis. IEEE Trans. Comput.Aided Des. Integr. Circuits Syst. 8(12), 1247\u20131266 (1989)","journal-title":"IEEE Trans. Comput.Aided Des. Integr. Circuits Syst."},{"key":"2_CR4","unstructured":"N.C. Horta, J.E. Franca, High-level data conversion synthesis by symbolic methods, in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 4 (1996), pp. 802\u2013805"},{"issue":"2","key":"2_CR5","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1023\/A:1015098112015","volume":"31","author":"N Horta","year":"2002","unstructured":"N. Horta, Analogue and mixed-signal systems topologies exploration using symbolic methods. Analog Integr. Circ. Sig. Process 31(2), 161\u2013176 (2002)","journal-title":"Analog Integr. Circ. Sig. Process"},{"issue":"10","key":"2_CR6","doi-asserted-by":"publisher","first-page":"1116","DOI":"10.1109\/43.662675","volume":"16","author":"NC Horta","year":"1997","unstructured":"N.C. Horta, J.E. Franca, Algorithm-driven synthesis of data conversion architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(10), 1116\u20131135 (1997)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"2_CR7","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/43.31523","volume":"8","author":"F El-Turky","year":"1989","unstructured":"F. El-Turky, E.E. Perry, BLADES: an artificial intelligence approach to analog circuit design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 8(6), 680\u2013692 (1989)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"2_CR8","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1049\/ip-g-2.1990.0041","volume":"137","author":"BJ Sheu","year":"1990","unstructured":"B.J. Sheu, J.C. Lee, A.H. Fung, Flexible architecture approach to knowledge-based analogue IC design. IEEE Proc. G Circuits Devices Syst. 137(4), 266\u2013274 (1990)","journal-title":"IEEE Proc. G Circuits Devices Syst."},{"issue":"2","key":"2_CR9","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1109\/43.370423","volume":"14","author":"CA Makris","year":"1995","unstructured":"C.A. Makris, C. Toumazou, Analog IC design automation. II. Automated circuit correction by qualitative reasoning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(2), 239\u2013254 (1995)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"2_CR10","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1109\/43.370422","volume":"14","author":"C Toumazou","year":"1995","unstructured":"C. Toumazou, C.A. Makris, Analog IC design automation. I. Automated circuit generation: new concepts and methods. IEEE Trans. Comput.Aided Des. Integr.Circuits Syst. 14(2), 218\u2013238 (1995)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"2_CR11","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/43.46777","volume":"9","author":"HY Koh","year":"1990","unstructured":"H.Y. Koh, C.H. Sequin, P.R. Gray, OPASYN: a compiler for CMOS operational amplifiers. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 9(2), 113\u2013125 (1990)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"11","key":"2_CR12","doi-asserted-by":"publisher","first-page":"1402","DOI":"10.1109\/43.177403","volume":"11","author":"JP Harvey","year":"1992","unstructured":"J.P. Harvey, M.I. Elmasry, B. Leung, STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 11(11), 1402\u20131417 (1992)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"2_CR13","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1109\/4.102664","volume":"25","author":"GGE Gielen","year":"1990","unstructured":"G.G.E. Gielen, H.C.C. Walscharts, W.M.C. Sansen, Analog circuit design optimization based on symbolic simulation and simulated annealing. IEEE J. Solid-State Circuits 25(3), 707\u2013713 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"2_CR14","doi-asserted-by":"publisher","first-page":"1587","DOI":"10.1109\/4.44994","volume":"24","author":"GGE Gielen","year":"1989","unstructured":"G.G.E. Gielen, H.C.C. Walscharts, W.M.C. Sansen, ISAAC: a symbolic simulator for analog integrated circuits. IEEE J. Solid-State Circuits 24(6), 1587\u20131597 (1989)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2_CR15","unstructured":"K. Swings, W. Sansen, DONALD: a workbench for interactive design space exploration and sizing of analog circuits, in Proceedings of the European Conference on Design Automation, (1991), pp. 475\u2013479"},{"issue":"3","key":"2_CR16","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1109\/4.209989","volume":"28","author":"PC Maulik","year":"1993","unstructured":"P.C. Maulik, L.R. Carley, D.J. Allstot, Sizing of cell-level analog circuits using constrained optimization techniques. IEEE J. Solid-State Circuits 28(3), 233\u2013241 (1993)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"2_CR17","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1109\/43.489099","volume":"15","author":"ES Ochotta","year":"1996","unstructured":"E.S. Ochotta, R.A. Rutenbar, L.R. Carley, Synthesis of high-performance analog circuits in ASTRX\/OBLX. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 15(3), 273\u2013294 (1996)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2_CR18","unstructured":"W. Kruiskamp, D. Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, in Proceedings of the Design Automation Conference, (1995), pp. 433\u2013438"},{"key":"2_CR19","unstructured":"M. del Mar Hershenson, S.P. Boyd, T.H. Lee, GPCAD: a tool for CMOS op-amp synthesis, in InternationBaal Conference on Computer-Aided Design, Digest of Technical Papers of the IEEE\/ACM, (1998), pp. 296\u2013303"},{"issue":"2","key":"2_CR20","doi-asserted-by":"crossref","first-page":"680","DOI":"10.1109\/5.265355","volume":"82","author":"G. Gielen","year":"1994","unstructured":"G. Gielen, P. Wambacq, W.M. Sansen, Symbolic analysis methods and applications for analog circuits: a tutorial overview. Proc. IEEE 82(2), 680\u2013692 (1994)","journal-title":"Proc. IEEE"},{"key":"2_CR21","unstructured":"M. Kuo-Hsuan, P. Po-Cheng, C. Hung-Ming, Integrated hierarchical synthesis of analog\/RF circuits with accurate performance mapping, in Symposium on Quality Electronic Design (ISQED), (2011), pp. 1\u20138"},{"issue":"7","key":"2_CR22","doi-asserted-by":"publisher","first-page":"705","DOI":"10.1109\/43.503939","volume":"15","author":"A Torralba","year":"1996","unstructured":"A. Torralba, J. Chavez, L.G. Franquelo, FASY: a fuzzy-logic based tool for analog synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 15(7), 705\u2013715 (1996)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"2_CR23","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/40.526926","volume":"16","author":"AJ Torralba","year":"1996","unstructured":"A.J. Torralba, J. Chavez, L.G. Franquelo, Fuzzy-logic-based analog design tools. IEEE Micro 16(4), 60\u201368 (1996)","journal-title":"IEEE Micro"},{"issue":"7","key":"2_CR24","doi-asserted-by":"publisher","first-page":"762","DOI":"10.1109\/4.391115","volume":"30","author":"F Medeiro","year":"1995","unstructured":"F. Medeiro, B. Perez-Verdu, A. Rodriguez-Vazquez et al., A vertically integrated tool for automated design of Sigma&Delta modulators. IEEE J. Solid-State Circuits 30(7), 762\u2013772 (1995)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"2_CR25","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1145\/989995.990000","volume":"9","author":"A Doboli","year":"2004","unstructured":"A. Doboli, N. Dhanwada, A. Nunez-Aldana et al., A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications. ACM Trans. Des. Autom. Electron. Syst. 9(2), 238\u2013271 (2004)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"2_CR26","unstructured":"K. Matsukawa, T. Morie, Y. Tokunaga et al., Design methods for pipeline delta-sigma A-to-D converters with convex optimization, in Design Automation Conference, (2009), pp. 690\u2013695"},{"key":"2_CR27","volume-title":"SPICE2: A Computer Program to Simulate Semiconductor Circuits","author":"LW Nagel","year":"1975","unstructured":"L.W. Nagel, SPICE2: A Computer Program to Simulate Semiconductor Circuits (EECS Department, University of California, Berkeley, 1975)"},{"issue":"4","key":"2_CR28","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/43.3185","volume":"7","author":"W Nye","year":"1988","unstructured":"W. Nye, D.C. Riley, A. Sangiovanni-Vincentelli et al., DELIGHT.SPICE: an optimization-based system for the design of integrated circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 7(4), 501\u2013519 (1988)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2_CR29","unstructured":"L. Cheng-Wu, S. Pin-Dai, S. Ya-Ting et al., A bias-driven approach for automated design of operational amplifiers., in International Symposium on VLSI Design, Automation and Test, (2009), pp. 118\u2013121"},{"key":"2_CR30","unstructured":"F. Medeiro, F.V. Fernandez, R. Dominguez-Castro et al., A Statistical Optimization-based Approach For Automated Sizing Of Analog Cells., in Conference on Computer-Aided Design, (1994), pp. 594\u2013597"},{"key":"2_CR31","unstructured":"M. Krasnicki, R. Phelps, R.A. Rutenbar et al., MAELSTROM: efficient simulation-based synthesis for custom analog cells, in Design Automation Conference, (1999), pp. 945\u2013950"},{"issue":"6","key":"2_CR32","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/43.848091","volume":"19","author":"R Phelps","year":"2000","unstructured":"R. Phelps, M. Krasnicki, R.A. Rutenbar et al., Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(6), 703\u2013717 (2000)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"7","key":"2_CR33","doi-asserted-by":"crossref","first-page":"1179","DOI":"10.1109\/TCAD.2008.923417","volume":"27","author":"R. Castro-Lopez","year":"2008","unstructured":"R. Castro-Lopez, O. Guerra, E. Roca, F. Fernandez, An integrated layout-synthesis approach for analog ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(7), 1179\u20131189 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2_CR34","unstructured":"N. Louren\u00e7o, N. Horta, GENOM-POF: Multi-Objective evolutionary synthesis of analog ICs with corners validation, in GECCO\u2019 12: Proceedings of the Fourteenth International Conference on Genetic and Evolutionary Computation Conference, (2012), pp. 1119\u20131126"},{"issue":"12","key":"2_CR35","doi-asserted-by":"crossref","first-page":"2209","DOI":"10.1109\/TCAD.2008.2006143","volume":"27","author":"T. Massier","year":"2008","unstructured":"T. Massier, H. Graeb, U. Schlichtmann, The sizing rules method for CMOS and bipolar analog integrated circuit synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(12), 2209\u20132222 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"2_CR36","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1109\/TEVC.2003.808914","volume":"7","author":"G Alpaydin","year":"2003","unstructured":"G. Alpaydin, S. Balkir, G. Dundar, An evolutionary approach to automatic synthesis of high-performance analog integrated circuits. IEEE Trans. Evol. Comput. 7(3), 240\u2013252 (2003)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"2_CR37","unstructured":"F. De Bernardinis, M.I. Jordan, A. SangiovanniVincentelli, Support vector machines for analog circuit performance representation, in Design Automation Conference, (2003),pp. 964\u2013969"},{"key":"2_CR38","unstructured":"G.A. Wolfe, Performance Macro-Modeling Techiniques for Fast Analog Circuit Synthesis, University of Cincinnati, 2004"},{"key":"2_CR39","unstructured":"M. Barros, J. Guilherme, N. Horta, GA-SVM optimization kernel applied to analog IC design automation., in IEEE Internation Conference on Electronics, (2006), pp. 486\u2013489"},{"issue":"2","key":"2_CR40","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1049\/el:20091795","volume":"45","author":"R. Castro-Lopez","year":"2009","unstructured":"R. Castro-Lopez, E. Roca, F.V. Fernandez, Multimode pareto fronts for design of reconfigurable analogue circuits. Electron. Lett. 45(2), 95\u201396 (2009)","journal-title":"Electron. Lett."},{"key":"2_CR41","unstructured":"E. Denize, G. Dundar, Hierarchical performance estimation of analog blocks using pareto fronts. Ph.D., Research in Microelectronics and Electronics, 2010"},{"key":"2_CR42","unstructured":"T. McConaghy, G. Gielen, Analysis of simulation-driven numerical performance modeling techniques for application to analog circuit optimization, in IEEE International Symposium on Circuits and Systems (ISCAS), (2005), pp.1298\u20131301"},{"key":"2_CR43","unstructured":"T. McConaghy, G. Gielen, Analysis of simulation-driven numerical performance modeling techniques for application to analog circuit optimization, in IEEE International Symposium on Circuits and Systems (ISCAS), (2005), pp. 1298\u20131301"},{"issue":"5","key":"2_CR44","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1109\/TCAD.2003.810742","volume":"22","author":"W Daems","year":"2003","unstructured":"W. Daems, G. Gielen, W. Sansen, Simulation-based generation of posynomial performance models for sizing of analog integrated circuits. IEEE Trans. CAD 22(5), 517\u2013534 (2003)","journal-title":"IEEE Trans. CAD"},{"key":"2_CR45","unstructured":"T. McConaghy, T. Eecklelaert, G. Gielen, CAFFEINE: Template-free symbolic model generation of analog circuits via canonical form functions and genetic programming, in Design, Automation and Teste in Europe\n                           2, (2005), pp. 1082\u20131087"},{"key":"2_CR46","unstructured":"N. Ampazis, S.J. Perantonis, OLMAN neural networks toolbox for Matlab (2002), \n                    http:\/\/iit.demokritos.gr\/~abazis\/toolbox\/"},{"key":"2_CR47","doi-asserted-by":"crossref","unstructured":"R.E. Schapire, The boosting approach to machine learning: an overview, in MSRI Workshop on Nonlin. Estimation and Classification, (2002)","DOI":"10.1007\/978-0-387-21579-2_9"},{"key":"2_CR48","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1214\/aos\/1176347963","volume":"19","author":"JH Friedman","year":"1991","unstructured":"J.H. Friedman, Multivariate adaptive regression splines. Ann. Stat 19, 1\u2013141 (1991)","journal-title":"Ann. Stat"},{"key":"2_CR49","unstructured":"H. Drucker, C.J.C. Burges, L. Kaufman, A. Smola, V. Vapnik, in Adv. in Neural Information Processing Systems 9, ed. by M.C. Mozer, J.I. Jordan, T. Petscbe.Support vector regression machines, (MIT Press, Cambridge, 1997), pp. 155\u2013161"},{"issue":"4","key":"2_CR50","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1023\/A:1008306431147","volume":"13","author":"DR Jones","year":"1998","unstructured":"D.R. Jones, M. Schonlau, W.J. Welch, Efficient global optimization of expensive black-box functions. J. Glob. Opt 13(4), 455\u2013492 (1998)","journal-title":"J. Glob. Opt"},{"key":"2_CR51","volume-title":"Design and Analysis of Experiments","author":"DC Montgomery","year":"2001","unstructured":"D.C. Montgomery, Design and Analysis of Experiments, 5th edn. (John Wiley and Sons, New York, 2001)","edition":"5"},{"key":"2_CR52","unstructured":"Z.Q. Ning, T. Mouthaan, H. Wallinga, SEAS: a simulated evolution approach for analog circuit synthesis, in Proceedings of the IEEE Custom Integrated Circuits Conference, (1991) pp. 5.2.1\u20135.2.4"},{"key":"2_CR53","unstructured":"H. Chang, A. Sangiovanlli-Vincentelli, F. Balarin et al., A top-down, constraint-driven design methodology for analog integrated circuits, in Proceedings of the IEEE Custom Integrated Circuits, vol. 3\u20136 (1992), pp. 8.4.1\u20138.4.6"},{"key":"2_CR54","unstructured":"P.C. Maulik, L.R. Carley, R.A. Rutenbar, A mixed-integer nonlinear programming approach to analog circuit synthesis, in Proceedings of Design Automation Conference, (1992), pp. 698\u2013703"},{"issue":"4","key":"2_CR55","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1109\/43.372366","volume":"14","author":"PC Maulik","year":"1995","unstructured":"P.C. Maulik, L.R. Carley, R.A. Rutenbar, Integer programming based topology selection of cell-level analog circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(4), 401\u2013412 (1995)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"2_CR56","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/4235.687879","volume":"1","author":"JR Koza","year":"1997","unstructured":"J.R. Koza, F.H. Bennett III, D. Andre et al., Automated synthesis of analog electrical circuits by means of genetic programming. IEEE Trans. Evol. Comput. 1(2), 109\u2013128 (1997)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"2_CR57","unstructured":"M. Del Mar Hershenson, S. P. Boyd, T. H. Lee, GPCAD: a tool for CMOS op-amp synthesis, in International Conference on Computer-Aided Design, Digest of Technical Papers of the IEEE\/ACM,, vol. 8\u201312 (1998), pp. 296\u2013303"},{"issue":"3","key":"2_CR58","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1109\/4235.788491","volume":"3","author":"JD Lohn","year":"1999","unstructured":"J.D. Lohn, S.P. Colombano, A circuit representation technique for automated circuit design. IEEE Trans. Evol. Comput. 3(3), 205\u2013219 (1999)","journal-title":"IEEE Trans. Evol. Comput."},{"issue":"11","key":"2_CR59","doi-asserted-by":"publisher","first-page":"1237","DOI":"10.1109\/TCAD.2002.804109","volume":"21","author":"T Sripramong","year":"2002","unstructured":"T. Sripramong, C. Toumazou, The invention of CMOS amplifiers using genetic programming and current-flow analysis. IEEE Trans. Comput. Aided Des.  Integr. Circuits Syst. 21(11), 1237\u20131252 (2002)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"2_CR60","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1109\/TEVC.2005.861415","volume":"10","author":"C Shoou-Jinn","year":"2006","unstructured":"C. Shoou-Jinn, H. Hao-Sheng, S. Yan-Kuin, Automated passive filter synthesis using a novel tree representation and genetic programming. IEEE Trans. Evol. Comput. 10(1), 93\u2013100 (2006)","journal-title":"IEEE Trans. Evol. Comput."},{"issue":"7","key":"2_CR61","doi-asserted-by":"publisher","first-page":"1179","DOI":"10.1109\/TCAD.2008.923417","volume":"27","author":"R Castro-Lopez","year":"2008","unstructured":"R. Castro-Lopez, O. Guerra, E. Roca et al., An Integrated Layout-Synthesis Approach for Analog ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(7), 1179\u20131189 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"2_CR62","first-page":"1","volume":"99","author":"T McConaghy","year":"2011","unstructured":"T. McConaghy, P. Palmers, M. Steyaert et al., Trustworthy genetic programming-based synthesis of analog circuit topologies using hierarchical domain-specific building blocks. IEEE Trans. Evol. Comput. 99, 1\u201314 (2011)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"2_CR63","first-page":"706","volume-title":"Massively Multi-Topology Sizing of Analog Integrated Circuits","author":"P Palmers","year":"2009","unstructured":"P. Palmers, T. McConnaghy, M. Steyaert et al., Massively Multi-Topology Sizing of Analog Integrated Circuits (Design, Automation and Teste in Europe, 2009), pp. 706\u2013711"},{"key":"2_CR64","unstructured":"A. Pradhan, R. Vemuri, Efficient synthesis of a uniformly spread layout aware pareto surface for analog circuits, in 22nd International Conference on VLSI Design, (2009), pp. 131\u2013136"},{"key":"2_CR65","unstructured":"Y. Hongying, H. Jingsong, Evolutionary design of operational amplifier using variable-length differential evolution algorithm, in International Conference on Computer Application and System Modeling (ICCASM), (2010), pp. V4-610\u2013V4-614"},{"key":"2_CR66","unstructured":"E. Roca, R. Castro-Lopez, F.V. Fernandez, Hierarchical synthesis based on pareto-optimal fronts, in European Conference on Circuit Theory and Design, (2009), pp. 755\u2013758"}],"container-title":["SpringerBriefs in Applied Sciences and Technology","Electronic Design Automation of Analog ICs combining Gradient Models with Multi-Objective Evolutionary Algorithms"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-02189-8_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:33:23Z","timestamp":1558103603000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-02189-8_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9,25]]},"ISBN":["9783319021881","9783319021898"],"references-count":66,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-02189-8_2","relation":{},"ISSN":["2191-530X","2191-5318"],"issn-type":[{"type":"print","value":"2191-530X"},{"type":"electronic","value":"2191-5318"}],"subject":[],"published":{"date-parts":[[2013,9,25]]}}}