{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T20:23:00Z","timestamp":1742934180974,"version":"3.40.3"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319047072"},{"type":"electronic","value":"9783319047089"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-04708-9_4","type":"book-chapter","created":{"date-parts":[[2014,3,18]],"date-time":"2014-03-18T01:36:26Z","timestamp":1395106586000},"page":"143-203","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Embedded Blocks and System-Level Design"],"prefix":"10.1007","author":[{"given":"Valery","family":"Sklyarov","sequence":"first","affiliation":[]},{"given":"Iouliia","family":"Skliarova","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Barkalov","sequence":"additional","affiliation":[]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,3,15]]},"reference":[{"key":"4_CR1","unstructured":"Digilent Inc. (2013) Nexys-4 reference manual. http:\/\/www.digilentinc.com\/Data\/Products\/NEXYS4\/Nexys4_RM_VB1_Final_3.pdf. Accessed 9 Nov 2013"},{"key":"4_CR2","doi-asserted-by":"publisher","DOI":"10.1002\/9780470374283","volume-title":"FPGA prototyping using VHDL examples: Xilinx Spartan-3 version","author":"PP Chu","year":"2008","unstructured":"Chu PP (2008) FPGA prototyping using VHDL examples: Xilinx Spartan-3 version. Willey, New Jersey"},{"key":"4_CR3","volume-title":"Parallel processing in FPGA-based digital circuits and systems","author":"V Sklyarov","year":"2013","unstructured":"Sklyarov V, Skliarova I (2013) Parallel processing in FPGA-based digital circuits and systems. TUT Press, Tallinn"},{"key":"4_CR4","unstructured":"Xilinx Inc. (2013) 7 series DSP48E1 slice user guide. http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug479_7Series_DSP48E1.pdf. Accessed 16 Nov 2013"},{"key":"4_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-013-0360-y","author":"V Sklyarov","year":"2013","unstructured":"Sklyarov V, Skliarova I (2013) Design and implementation of counting networks. Computing. doi:10.1007\/s00607-013-0360-y","journal-title":"Computing"},{"issue":"2","key":"4_CR6","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TCSII.2008.2010176","volume":"56","author":"B Parhami","year":"2009","unstructured":"Parhami B (2009) Efficient Hamming weight comparators for binary vectors based on accumulative and up\/down parallel counters. IEEE Trans Circuits Syst\u2014II: Express Briefs 56(2):167\u2013171","journal-title":"IEEE Trans Circuits Syst\u2014II: Express Briefs"},{"key":"4_CR7","unstructured":"Digilent Inc. (2004) Digilent parallel interface model reference manual. http:\/\/www.digilentinc.com\/Data\/Products\/ADEPT\/DpimRef%20programmers%20manual.pdf. Accessed 9 Nov 2013"},{"key":"4_CR8","unstructured":"Digilent Inc. (2009) Adept I\/O expansion reference design. http:\/\/www.digilentinc.com\/Products\/Detail.cfm?NavPath=2,66,828&Prod=ADEPT2. Accessed 9 Nov 2013"},{"key":"4_CR9","unstructured":"Digilent Inc. (2007) Adept SDK API. http:\/\/www.digilentinc.com\/Products\/Detail.cfm?NavPath=2,66,828&Prod=ADEPT2. Accessed 9 Nov 2013"},{"key":"4_CR10","unstructured":"Future Technology Devices International Ltd. (2013) Virtual COM port drivers. http:\/\/www.ftdichip.com\/Drivers\/VCP.htm. Accessed 9 Nov 2013"},{"key":"4_CR11","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/JPROC.2011.2182009","volume":"100","author":"J Teich","year":"2012","unstructured":"Teich J (2012) Hardware\/software codesign: the past, the present, and predicting the future. Proc IEEE 100:1411\u20131430","journal-title":"Proc IEEE"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Neuendorffer S, Martinez-Vallina F (2013) Building Zynq\u00ae accelerators with Vivado\u00ae high level synthesis. Tutorial. In: Proceedings of the 21st ACM\/SIGDA international symposium on field-programmable gate arrays, Monterey, California, 2013. http:\/\/tcfpga.org\/fpga2013\/VivadoHLS_Tutorial.pdf. Accessed 25 Nov 2013","DOI":"10.1145\/2435264.2435266"},{"key":"4_CR13","unstructured":"Xilinx Inc. (2013) Zynq-7000 all programmable SoC. http:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000\/. Accessed 16 Nov 2013"},{"key":"4_CR14","volume-title":"Hardware\/software co-design for programmable systems-on-chip","author":"V Sklyarov","year":"2014","unstructured":"Sklyarov V, Skliarova I, Rjabov A, Silva J, Sudnitson A, Cardoso C (2014) Hardware\/software co-design for programmable systems-on-chip. TUT Press, Tallinn"},{"issue":"12","key":"4_CR15","first-page":"4825","volume":"9","author":"V Sklyarov","year":"2013","unstructured":"Sklyarov V, Skliarova I (2013) Digital Hamming weight and distance analyzers for binary vectors and matrices. Int J Innovative Comput Inf Control 9(12):4825\u20134849","journal-title":"Int J Innovative Comput Inf Control"},{"key":"4_CR16","unstructured":"Mueller R (2010) Data stream processing on embedded devices. Ph.D. dissertation, Swiss Federal Institute of Technology"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Davis JD, Tan Z, Yu F, Zhang L (2008) A practical reconfigurable hardware accelerator for Boolean satisfiability solvers. In: Proceedings of the 45th ACM\/IEEE design automation conference, Anaheim, California, 2008","DOI":"10.1145\/1391469.1391669"},{"key":"4_CR18","unstructured":"Digilent Inc. (2013) Peripheral modules. http:\/\/www.digilentinc.com\/pmods\/. Accessed 16 Nov 2013"},{"key":"4_CR19","unstructured":"Digilent Inc. (2013) ZedBoard\u00a0Zynq\u2122-7000 Development Board. http:\/\/www.digilentinc.com\/Products\/Detail.cfm?NavPath=2,400,1028&Prod=ZEDBOARD. Accessed 16 Nov 2013"},{"key":"4_CR20","unstructured":"Xilinx Inc. (2013) Xilinx Zynq-\n7000 All Programmable SoC ZC702 Evaluation Kit. http:\/\/www.xilinx.com\/products\/boards-and-kits\/EK-Z7-ZC702-G.htm. Accessed 16 Nov 2013"}],"container-title":["Lecture Notes in Electrical Engineering","Synthesis and Optimization of FPGA-Based Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-04708-9_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T11:33:51Z","timestamp":1706182431000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-04708-9_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319047072","9783319047089"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-04708-9_4","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"15 March 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}