{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:37:42Z","timestamp":1742913462912,"version":"3.40.3"},"publisher-location":"Cham","reference-count":37,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319047072"},{"type":"electronic","value":"9783319047089"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-04708-9_5","type":"book-chapter","created":{"date-parts":[[2014,3,18]],"date-time":"2014-03-18T01:36:26Z","timestamp":1395106586000},"page":"205-256","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design Technique Based on Hierarchical and Parallel Specifications"],"prefix":"10.1007","author":[{"given":"Valery","family":"Sklyarov","sequence":"first","affiliation":[]},{"given":"Iouliia","family":"Skliarova","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Barkalov","sequence":"additional","affiliation":[]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,3,15]]},"reference":[{"issue":"7","key":"5_CR1","doi-asserted-by":"publisher","first-page":"2145","DOI":"10.1016\/j.compeleceng.2013.07.019","volume":"39","author":"V Sklyarov","year":"2013","unstructured":"Sklyarov V, Skliarova I (2013) Hardware implementations of software programs based on HFSM models. Comput Electr Eng 39(7):2145\u20132160","journal-title":"Comput Electr Eng"},{"key":"5_CR2","volume-title":"Data abstraction and problem solving with C++: walls and mirrors","author":"FM Carrano","year":"2012","unstructured":"Carrano FM, Henry T (2012) Data abstraction and problem solving with C\u00a0++: walls and mirrors, 6th edn. Prentice Hall, New Jersey","edition":"6"},{"key":"5_CR3","volume-title":"Introduction to algorithms","author":"TH Cormen","year":"2009","unstructured":"Cormen TH, Leiserson CE, Rivest RL, Stain C (2009) Introduction to algorithms, 3rd edn. MIT Press, Cambridge","edition":"3"},{"doi-asserted-by":"crossref","unstructured":"Skliarova I, Sklyarov V (2009) Recursion in reconfigurable computing: a survey of implementation approaches. In: Proceedings of the 19th international conference on field-programmable logic and applications, FPL 2009, Prague","key":"5_CR4","DOI":"10.1109\/FPL.2009.5272304"},{"key":"5_CR5","volume-title":"Design of FPGA-based circuits using hierarchical finite state machines","author":"I Skliarova","year":"2012","unstructured":"Skliarova I, Sklyarov V, Sudnitson A (2012) Design of FPGA-based circuits using hierarchical finite state machines. TUT Press, Tallinn"},{"key":"5_CR6","volume-title":"Logic and system design of digital systems","author":"S Baranov","year":"2008","unstructured":"Baranov S (2008) Logic and system design of digital systems. TUT Press, Tallinn"},{"issue":"2","key":"5_CR7","doi-asserted-by":"publisher","first-page":"222","DOI":"10.1109\/92.766749","volume":"7","author":"V Sklyarov","year":"1999","unstructured":"Sklyarov V (1999) Hierarchical finite-state machines and their use for digital control. IEEE Trans VLSI Syst 7(2):222\u2013228","journal-title":"IEEE Trans VLSI Syst"},{"key":"5_CR8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2692-6","volume-title":"Logic synthesis for control automata","author":"S Baranov","year":"1994","unstructured":"Baranov S (1994) Logic synthesis for control automata. Kluwer Academic Publishers, Norwell"},{"unstructured":"Sklyarov V (1983) Finite state machines with stack memory and their automatic design. In: Proceedings of USSR conference on computer-aided design of computers and systems, 1983 (in Russian)","key":"5_CR9"},{"key":"5_CR10","volume-title":"Synthesis of finite state machines based on matrix lsi","author":"V Sklyarov","year":"1984","unstructured":"Sklyarov V (1984) Synthesis of finite state machines based on matrix lsi. Science and Techniques, Minsk (in Russian)"},{"doi-asserted-by":"crossref","unstructured":"Sklyarov V (2010) Synthesis of circuits and systems from hierarchical and parallel specifications. In: Proceedings of the 12th biennial baltic electronics conference, Tallinn","key":"5_CR11","DOI":"10.1109\/BEC.2010.5630751"},{"doi-asserted-by":"crossref","unstructured":"Sklyarov V, Skliarova I (2008) Design and implementation of parallel hierarchical finite state machines. In: Proceedings of the 2nd international conference on communications and electronics, Hoi An","key":"5_CR12","DOI":"10.1109\/CCE.2008.4578929"},{"key":"5_CR13","volume-title":"Handbook of nanoscience engineering and technology","author":"SE Lyshevski","year":"2003","unstructured":"Lyshevski SE (2003) Hierarchical finite state machines and their use in hardware and software design. In: Goddard WA, Brenner DW, Lyshevski SE, Iafrate GJ (eds) Handbook of nanoscience engineering and technology. CRC Press, Boca Raton"},{"unstructured":"Marcon CAM, Calazans NLV, Moraes FG (2002) Requirements, primitives and models for systems specification. In: Proceedings of the 15th symposium on integrated circuits and systems design, Porto Alegre","key":"5_CR14"},{"unstructured":"del Moral BA, Zafra JMJ, G\u00f3mez JFR, Mesa RS, Mu\u00f1oz RM, Trinidad AR, Moreno JJL, and The International Medusa Team (2010) New control system for space instruments. Application for medusa experiment. In: Proceedings of the 7th international planetary probe workshop, Barcelona","key":"5_CR15"},{"doi-asserted-by":"crossref","unstructured":"Neishaburi MH, Zilic Z (2011) Hierarchical trigger generation for post-silicon debugging. In: Proceedings of the international symposium on VLSI design, automation and test, Taiwan","key":"5_CR16","DOI":"10.1109\/VDAT.2011.5783552"},{"issue":"19","key":"5_CR17","first-page":"2821","volume":"16","author":"R Perez-Rodriguez","year":"2010","unstructured":"Perez-Rodriguez R, Caeiro-Rodriguez M, Anido-Rifon L, Llamas-Nistal M (2010) Execution model and authoring middleware enabling dynamic adaptation in educational scenarios scripted with PoEML. J Univ Comput Sci 16(19):2821\u20132840","journal-title":"J Univ Comput Sci"},{"doi-asserted-by":"crossref","unstructured":"Hu W, Zhang Q, Mao Y (2011) Component-based hierarchical state machine - a reusable and flexible game AI technology. In: Proceedings of the 6th IEEE joint international conference on information technology and artificial intelligence, Chongqing","key":"5_CR18","DOI":"10.1109\/ITAIC.2011.6030340"},{"unstructured":"Jenihhin M, Gorev M, Pesonen V, Mihhailov D, Ellervee P, Hinrikus H, Bachmann M, Lass J (2011) EEG analyzer prototype based on FPGA. In: Proceedings of the 7th international symposium on image and signal processing and analysis, Dubrovnik","key":"5_CR19"},{"issue":"113","key":"5_CR20","first-page":"51","volume":"7","author":"D Mihhailov","year":"2011","unstructured":"Mihhailov D, Sklyarov V, Skliarova I, Sudnitson A (2011) Acceleration of recursive data sorting over tree-based structures. Electron Electr Eng 7(113):51\u201356","journal-title":"Electron Electr Eng"},{"doi-asserted-by":"crossref","unstructured":"Ninos S, Dollas A (2008) Modeling recursion data structures for FPGA-based implementation. In: Proceedings of the 18th international conference on field-programmable logic and applications, Heidelberg","key":"5_CR21","DOI":"10.1109\/FPL.2008.4629900"},{"doi-asserted-by":"crossref","unstructured":"Malakonakis P, Dollas A (2011) Exploitation of parallel search space evaluation with fpgas in combinatorial problems: the eternity II case. In: Proceedings of the 21st international conference on field-programmable logic and applications, Crete","key":"5_CR22","DOI":"10.1109\/FPL.2011.53"},{"issue":"8","key":"5_CR23","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1016\/j.engappai.2008.04.014","volume":"21","author":"DM Mu\u00f1oz","year":"2008","unstructured":"Mu\u00f1oz DM, Llanos CH, Ayala-Rinc\u00f3n M, van Els RH (2008) Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms. Eng Appl Artif Intell 21(8):1309\u20131320","journal-title":"Eng Appl Artif Intell"},{"unstructured":"Sklyarov V, Skliarova I, Neves A (2009) Modeling and implementation of automatic system for garage control. In: Proceedings of ICROS-SICE international joint conference, Fukuoka","key":"5_CR24"},{"issue":"3","key":"5_CR25","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1016\/0167-6423(87)90035-9","volume":"8","author":"D Harel","year":"1987","unstructured":"Harel D (1987) Statecharts: a visual formalism for complex systems. Sci Comput Program 8(3):231\u2013274","journal-title":"Sci Comput Program"},{"key":"5_CR26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0504-8","volume-title":"Embedded system design","author":"DD Gajski","year":"2009","unstructured":"Gajski DD, Abdi S, Gerstlauer A, Schirner G (2009) Embedded system design. Springer, New York"},{"unstructured":"Sklyarov V, Skliarova I, Pimentel B (2005) FPGA-based implementation and comparison of recursive and iterative algorithms. In: Proceedings of the 15th international conference on field-programmable logic and applications, Tampere","key":"5_CR27"},{"issue":"5\u20136","key":"5_CR28","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1016\/j.micpro.2004.03.008","volume":"28","author":"V Sklyarov","year":"2004","unstructured":"Sklyarov V (2004) FPGA-based implementation of recursive algorithms. Microprocess Microsyst 28(5\u20136):197\u2013211 Special issue on FPGAs: applications and designs","journal-title":"Microprocess Microsyst"},{"doi-asserted-by":"crossref","unstructured":"Skliarova I, Sklyarov V (2010) Reconfiguration technique for adaptive embedded systems. In: Proceedings of the 3rd international conference on intelligent and advanced systems, Kuala Lumpur","key":"5_CR29","DOI":"10.1109\/ICIAS.2010.5716111"},{"key":"5_CR30","volume-title":"Computer Organization and Design","author":"DA Patterson","year":"2009","unstructured":"Patterson DA, Hennessy JL (2009) Computer Organization and Design. Morgan Kaufmann Publishers, Burlington"},{"unstructured":"Sklyarov V, Skliarova I (2006) Recursive and iterative algorithms for n-ary search problems. In: Debenham J (ed) Proceedings of the 19th IFIP world computer congress, Santiago de Chile","key":"5_CR31"},{"volume-title":"Handbook of discrete and combinatorial mathematics","year":"2000","unstructured":"Rosen KH, Michaels JG, Gross JL, Grossman JW, Shier DR (eds) (2000) Handbook of discrete and combinatorial mathematics. CRC Press, Boca Raton","key":"5_CR32"},{"key":"5_CR33","volume-title":"Combinatorial algorithms of discrete mathematics","author":"A Zakrevskij","year":"2008","unstructured":"Zakrevskij A, Pottosin Y, Cheremisiniva L (2008) Combinatorial algorithms of discrete mathematics. TUT Press, Tallinn"},{"issue":"5","key":"5_CR34","first-page":"99","volume":"5","author":"VE Alekseev","year":"1969","unstructured":"Alekseev VE (1969) Sorting algorithms with minimum memory. Kibernetika 5(5):99\u2013103","journal-title":"Kibernetika"},{"key":"5_CR35","volume-title":"The art of computer programming, vol 3: sorting and searching","author":"DE Knuth","year":"2011","unstructured":"Knuth DE (2011) The art of computer programming, vol 3: sorting and searching. Addison-Wesley, New York"},{"key":"5_CR36","volume-title":"Parallel processing in FPGA-based digital circuits and systems","author":"V Sklyarov","year":"2013","unstructured":"Sklyarov V, Skliarova I (2013) Parallel processing in FPGA-based digital circuits and systems. TUT Press, Tallinn"},{"issue":"14\u201315","key":"5_CR37","doi-asserted-by":"publisher","first-page":"1043","DOI":"10.1016\/S1383-7621(02)00067-X","volume":"47","author":"V Sklyarov","year":"2002","unstructured":"Sklyarov V (2002) Reconfigurable models of finite state machines and their implementation in FPGAs. J Syst Architect 47(14\u201315):1043\u20131064","journal-title":"J Syst Architect"}],"container-title":["Lecture Notes in Electrical Engineering","Synthesis and Optimization of FPGA-Based Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-04708-9_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,14]],"date-time":"2023-02-14T13:51:44Z","timestamp":1676382704000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-04708-9_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319047072","9783319047089"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-04708-9_5","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"15 March 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}