{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T04:27:28Z","timestamp":1747196848495,"version":"3.40.5"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319143125"},{"type":"electronic","value":"9783319143132"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-14313-2_23","type":"book-chapter","created":{"date-parts":[[2014,12,11]],"date-time":"2014-12-11T01:56:46Z","timestamp":1418263006000},"page":"266-278","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Coarse\/Fine-grained Approaches for Pipelining Computing Stages in FPGA-Based Multicore Architectures"],"prefix":"10.1007","author":[{"given":"Ali","family":"Azarian","sequence":"first","affiliation":[]},{"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"5","key":"23_CR1","doi-asserted-by":"publisher","first-page":"513","DOI":"10.1049\/iet-cdt.2008.0085","volume":"3","author":"D. Kim","year":"2009","unstructured":"Kim, D., Kim, K., Kim, J., Lee, S., Yoo, H.: Memory-centric network-on-chip for power efficient execution of task-level pipeline on a multi-core processor. IET Computers & Digital Techniques\u00a03(5), 513\u2013524 (2009)","journal-title":"IET Computers & Digital Techniques"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Ziegler, H., So, B., Hall, M., Diniz, P.: Coarse-grain pipelining on multiple FPGA architectures. In: Proc. 10th IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2002, pp. 77\u201386 (2002)","DOI":"10.1109\/FPGA.2002.1106663"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Rodrigues, R., Cardoso, J.M.P., Diniz, P.C.: A data-driven approach for pipelining sequences of data-dependent loops. In: Proc. 15th IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2007, pp. 219\u2013228 (2007)","DOI":"10.1109\/FCCM.2007.16"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Azarian, A., Cardoso, J.M.P., Werner, S., Becker, J.: An FPGA-based multi-core approach for pipelining computing stages. In: Proc. 28th ACM Symposium on Applied Computing. SAC 2013, pp. 1533\u20131540. ACM (2013)","DOI":"10.1145\/2480362.2480647"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Ziegler, H., Hall, M., Diniz, P.: Compiler-generated communication for pipelined fpga applications. In: Proc. 40th Design Automation Conf., pp. 610\u2013615 (2003)","DOI":"10.1145\/775832.775986"},{"key":"23_CR6","unstructured":"Turjan, A., Kienhuis, B., Deprettere, E.: A technique to determine inter-process communication in the polyhedral model. In: Proc. 10th Int\u2019l Workshop on Compilers for Parallel Computers (CPC 2003), pp. 1\u20139 (2003)"},{"issue":"1","key":"23_CR7","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1007\/s11265-005-4935-5","volume":"40","author":"A. Turjan","year":"2005","unstructured":"Turjan, A., Kienhuis, B., Deprettere, E.: Solving out-of-order communication in kahn process networks. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology\u00a040(1), 7\u201318 (2005)","journal-title":"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology"},{"key":"23_CR8","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1117\/12.932535","volume":"298","author":"B.J. Smith","year":"1982","unstructured":"Smith, B.J.: Architecture and applications of the hep multiprocessor computer system. Real-Time Signal Processing IV\u00a0298, 241\u2013248 (1982)","journal-title":"Real-Time Signal Processing IV"},{"key":"23_CR9","unstructured":"Digilent, Inc.: Genesys Board Reference Manual (September 2013)"},{"key":"23_CR10","unstructured":"Xilinx, Inc.: MicroBlaze Processor Reference Guide v12.3 (2010)"},{"issue":"3","key":"23_CR11","doi-asserted-by":"publisher","first-page":"456","DOI":"10.1109\/5.747866","volume":"87","author":"G. Byrd","year":"1999","unstructured":"Byrd, G., Flynn, M.: Producer-consumer communication in distributed shared memory multiprocessors. Proc. of the IEEE\u00a087(3), 456\u2013466 (1999)","journal-title":"Proc. of the IEEE"},{"key":"23_CR12","unstructured":"Turjan, A., Kienhuis, B., Deprettere, E.: Realizations of the extended linearization model. In: Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, pp. 171\u2013191. CRC Press (2003)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2014: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-14313-2_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T00:31:47Z","timestamp":1747182707000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-14313-2_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319143125","9783319143132"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-14313-2_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}