{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,25]],"date-time":"2025-07-25T10:24:05Z","timestamp":1753439045218,"version":"3.40.3"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319147192"},{"type":"electronic","value":"9783319147208"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-14720-8_9","type":"book-chapter","created":{"date-parts":[[2014,12,29]],"date-time":"2014-12-29T09:26:01Z","timestamp":1419845161000},"page":"192-209","source":"Crossref","is-referenced-by-count":2,"title":["Nested Parallelism in Transactional Memory"],"prefix":"10.1007","author":[{"given":"Ricardo","family":"Filipe","sequence":"first","affiliation":[]},{"given":"Jo\u00e3o","family":"Barreto","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V., Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., Van Der Wijngaart, R., Mattson, T.: A 48-core ia-32 message-passing processor with dvfs in 45nm cmos. In: 2010 IEEE International on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 108\u2013109 (February 2010)","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"9_CR2","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1016\/j.scico.2006.05.010","volume":"63","author":"J.E.B. Moss","year":"2006","unstructured":"Moss, J.E.B., Hosking, A.L.: Nested transactional memory: Model and architecture sketches. Sci. Comput. Program.\u00a063, 186\u2013201 (2006)","journal-title":"Sci. Comput. Program."},{"key":"9_CR3","volume-title":"Transaction Processing: Concepts and Techniques","author":"J. Gray","year":"1992","unstructured":"Gray, J., Reuter, A.: Transaction Processing: Concepts and Techniques, 1st edn. Morgan Kaufmann Publishers Inc., San Francisco (1992)","edition":"1"},{"key":"9_CR4","first-page":"48","volume-title":"Proceedings of the Tenth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2005","author":"T. Harris","year":"2005","unstructured":"Harris, T., Marlow, S., Peyton-Jones, S., Herlihy, M.: Composable memory transactions. In: Proceedings of the Tenth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2005, pp. 48\u201360. ACM, New York (2005)"},{"key":"9_CR5","first-page":"163","volume-title":"Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2008","author":"K. Agrawal","year":"2008","unstructured":"Agrawal, K., Fineman, J.T., Sukha, J.: Nested parallelism in transactional memory. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2008, pp. 163\u2013174. ACM, New York (2008)"},{"key":"9_CR6","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1145\/1272996.1273029","volume-title":"Proceedings of the 2nd ACM SIGOPS\/EuroSys European Conference on Computer Systems, EuroSys 2007","author":"R. Guerraoui","year":"2007","unstructured":"Guerraoui, R., Kapalka, M., Vitek, J.: Stmbench7: A benchmark for software transactional memory. In: Proceedings of the 2nd ACM SIGOPS\/EuroSys European Conference on Computer Systems, EuroSys 2007, pp. 315\u2013324. ACM, New York (2007)"},{"key":"9_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/978-3-642-03013-0_7","volume-title":"ECOOP 2009 \u2013 Object-Oriented Programming","author":"H. Volos","year":"2009","unstructured":"Volos, H., Welc, A., Adl-Tabatabai, A.-R., Shpeisman, T., Tian, X., Narayanaswamy, R.: NePaLTM: Design and Implementation of Nested Parallelism for Transactional Memory Systems. In: Drossopoulou, S. (ed.) ECOOP 2009. LNCS, vol.\u00a05653, pp. 123\u2013147. Springer, Heidelberg (2009)"},{"key":"9_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1007\/978-3-642-35170-9_10","volume-title":"Middleware 2012","author":"J. Barreto","year":"2012","unstructured":"Barreto, J., Dragojevic, A., Ferreira, P., Filipe, R., Guerraoui, R.: Unifying thread-level speculation and transactional memory. In: Narasimhan, P., Triantafillou, P. (eds.) Middleware 2012. LNCS, vol.\u00a07662, pp. 187\u2013207. Springer, Heidelberg (2012)"},{"key":"9_CR9","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1145\/285930.286010","volume-title":"25 Years of the International Symposia on Computer Architecture (Selected Papers), ISCA 1998","author":"G.S. Sohi","year":"1998","unstructured":"Sohi, G.S., Breach, S.E., Vijaykumar, T.N.: Multiscalar processors. In: 25 Years of the International Symposia on Computer Architecture (Selected Papers), ISCA 1998, pp. 521\u2013532. ACM, New York (1998)"},{"key":"9_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1007\/978-3-540-24725-8_18","volume-title":"Programming Languages and Systems","author":"J. Vitek","year":"2004","unstructured":"Vitek, J., Jagannathan, S., Welc, A., Hosking, A.L.: A semantic framework for designer transactions. In: Schmidt, D. (ed.) ESOP 2004. LNCS, vol.\u00a02986, pp. 249\u2013263. Springer, Heidelberg (2004)"},{"key":"9_CR11","unstructured":"Ramadan, H., Witchel, E.: The xfork in the road to coordinated sibling transactions. In: 4th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT 2009) (2009)"},{"key":"9_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1007\/978-3-642-41527-2_11","volume-title":"Distributed Computing","author":"N. Diegues","year":"2013","unstructured":"Diegues, N., Cachopo, J.: Practical parallel nesting for software transactional memory. In: Afek, Y. (ed.) DISC 2013. LNCS, vol.\u00a08205, pp. 149\u2013163. Springer, Heidelberg (2013)"},{"key":"9_CR13","unstructured":"Korland, G., Shavit, N., Felber, P.: Noninvasive concurrency with java stm. In: Third Workshop on Programmability Issues for Multi-Core Computers (MULTIPROG) (2010)"},{"key":"9_CR14","unstructured":"Diegues, N., Cachopo, J.: Review of nesting in transactional memory. Tech. rep., Technical Report RT\/1\/2012, Instituto Superior T\u00e9cnico\/INESC-ID (2012)"},{"key":"9_CR15","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1145\/1837853.1693466","volume":"45","author":"J.A. Barreto","year":"2010","unstructured":"Barreto, J.A., Dragojevi\u0107, A., Ferreira, P., Guerraoui, R., Kapalka, M.: Leveraging parallel nesting in transactional memory. SIGPLAN Not\u00a045, 91\u2013100 (2010)","journal-title":"SIGPLAN Not"},{"key":"9_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/978-3-642-03013-0_7","volume-title":"ECOOP 2009 \u2013 Object-Oriented Programming","author":"H. Volos","year":"2009","unstructured":"Volos, H., Welc, A., Adl-Tabatabai, A.-R., Shpeisman, T., Tian, X., Narayanaswamy, R.: NePaLTM: Design and Implementation of Nested Parallelism for Transactional Memory Systems. In: Drossopoulou, S. (ed.) ECOOP 2009. LNCS, vol.\u00a05653, pp. 123\u2013147. Springer, Heidelberg (2009)"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Baek, W., Kozyrakis, C.: NesTM: Implementing and Evaluating Nested Parallelism in Software Transactional Memory. In: Proceedings of the 9th International Conference on Parallel Architectures and Compilation Techniques (PACT) (2009)","DOI":"10.1145\/1810479.1810528"},{"key":"9_CR18","first-page":"187","volume-title":"Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2006","author":"B. Saha","year":"2006","unstructured":"Saha, B., Adl-Tabatabai, A.-R., Hudson, R.L., Minh, C.C., Hertzberg, B.: Mcrt-stm: A high performance software transactional memory system for a multi-core runtime. In: Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2006, pp. 187\u2013197. ACM, New York (2006)"},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"Baek, W., Bronson, N., Kozyrakis, C., Olukotun, K.: Making nested parallel transactions practical using lightweight hardware support. In: Proceedings of the 24th ACM International Conference on Supercomputing, pp. 61\u201371. ACM (2010)","DOI":"10.1145\/1810085.1810097"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"Liu, Y., Diestelhorst, S., Spear, M.: Delegation and nesting in best-effort hardware transactional memory. In: Proceedings of the Twenty-fourth Annual ACM Symposium on Parallelism in Algorithms and Architectures, pp. 38\u201347. ACM (2012)","DOI":"10.1145\/2312005.2312014"},{"key":"9_CR21","unstructured":"Kumar, R., Vidyasankar, K.: Hparstm: A hierarchy-based stm protocol for supporting nested parallelism. In: The 6th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT 2011) (2011)"},{"key":"9_CR22","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1016\/j.scico.2006.05.009","volume":"63","author":"J.A. Cachopo","year":"2006","unstructured":"Cachopo, J.A., Rito-Silva, A.: Versioned boxes as the basis for memory transactions. Sci. Comput. Program.\u00a063, 172\u2013185 (2006)","journal-title":"Sci. Comput. Program."},{"key":"9_CR23","doi-asserted-by":"crossref","unstructured":"Dragojevi\u0107, A., Guerraoui, R., Kapalka, M.: Stretching transactional memory. In: Proceedings of the 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2009, pp. 155\u2013165. ACM (2009)","DOI":"10.1145\/1542476.1542494"}],"container-title":["Lecture Notes in Computer Science","Transactional Memory. Foundations, Algorithms, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-14720-8_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T23:13:40Z","timestamp":1558307620000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-14720-8_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319147192","9783319147208"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-14720-8_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}