{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T10:46:50Z","timestamp":1725878810813},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319443164"},{"type":"electronic","value":"9783319443188"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-44318-8_1","type":"book-chapter","created":{"date-parts":[[2017,1,13]],"date-time":"2017-01-13T04:55:04Z","timestamp":1484283304000},"page":"1-25","source":"Crossref","is-referenced-by-count":2,"title":["AES Datapaths on FPGAs: A State of the Art Analysis"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o Carlos","family":"Resende","sequence":"first","affiliation":[]},{"given":"Ricardo","family":"Chaves","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,1,14]]},"reference":[{"key":"1_CR1","unstructured":"Bos JW, Osvik DA, Stefan D. Fast Implementations of AES on various platforms. IACR Cryptology ePrint Archive, 2009. p. 501."},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Bulens P, Standaert FX, Quisquater JJ, Pellegrin P, Rouvroy G. Implementation of the AES-128 on Virtex-5 FPGAs. In: Progress in cryptology\u2013AFRICACRYPT. Springer; 2008. p. 16\u201326.","DOI":"10.1007\/978-3-540-68164-9_2"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Canright D. A very compact S-Box for AES. Springer; 2005","DOI":"10.1007\/11545262_32"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Chaves R, Kuzmanov G, Vassiliadis S, Sousa L. Reconfigurable memory based AES co-processor. In: 20th international parallel and distributed processing symposium IPDPS, IEEE; 2006. p. 8.","DOI":"10.1109\/IPDPS.2006.1639441"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Chodowiec P, Gaj K. Very compact FPGA implementation of the AES algorithm. In: Cryptographic hardware and embedded systems-CHES. Springer; 2003. p. 319\u201333.","DOI":"10.1007\/978-3-540-45238-6_26"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Chu J, Benaissa M. Low area memory-free FPGA implementation of the AES algorithm. In: 2012 22nd international conference on, field programmable logic and applications (FPL), IEEE; 2012. p. 623\u20136.","DOI":"10.1109\/FPL.2012.6339250"},{"key":"1_CR7","unstructured":"Daemen J, Rijmen V. AES proposal: Rijndael, 1999."},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"De La Piedra A, Touhafi A, Braeken A. Compact implementation of CCM and GCM modes of AES using DSP blocks. In: 2013 23rd international conference on, field programmable logic and applications (FPL). IEEE; 2013. p. 1\u20134.","DOI":"10.1109\/FPL.2013.6645572"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Drimer S, G\u00fcneysu T, Paar C. DSPs, BRAMs, and a pinch of logic: extended recipes for AES on FPGAs. ACM Trans Reconfig Technol Syst. 2010;3(1):3.","DOI":"10.1145\/1661438.1661441"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"El\u00a0Maraghy M, Hesham S, Abd El\u00a0Ghany MA. Real-time efficient FPGA implementation of AES algorithm. In: 2013 IEEE 26th international, SOC conference (SOCC). IEEE; 2013. p. 203\u20138.","DOI":"10.1109\/SOCC.2013.6749688"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Good T, Benaissa M. AES on FPGA from the fastest to the smallest. In: Cryptographic hardware and embedded systems\u2014CHES. Springer; 2005. p. 427\u201340.","DOI":"10.1007\/11545262_31"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"H\u00e4m\u00e4l\u00e4inen P, Alho T, H\u00e4nnik\u00e4inen M, H\u00e4m\u00e4l\u00e4inen TD. Design and implementation of low-area and low-power AES encryption hardware core. In: 9th EUROMICRO conference on, digital system design: architectures, methods and tools, DSD 2006. IEEE; 2006. p. 577\u201383.","DOI":"10.1109\/DSD.2006.40"},{"key":"1_CR13","unstructured":"Helion. AES CORES. http:\/\/www.heliontech.com\/aes.htm ."},{"key":"1_CR14","unstructured":"Hodjat A, Verbauwhede I. A 21.54 Gbits\/s fully pipelined AES processor on FPGA. In: 12th annual IEEE symposium on, field-programmable custom computing machines, 2004. FCCM, IEEE; 2004. p. 308\u20139."},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Hodjat A, Verbauwhede I. Area-throughput trade-offs for fully pipelined 30 to 70 Gbits\/s AES processors. IEEE Trans Comput. 2006;55(4):366\u201372.","DOI":"10.1109\/TC.2006.49"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"J\u00e4rvinen KU, Tommiska MT, Skytt\u00e4 JO. A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. In: Proceedings of the 2003 ACM\/SIGDA eleventh international symposium on field programmable gate arrays. ACM; 2003. p. 207\u201315.","DOI":"10.1145\/611817.611848"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Liu Q, Xu Z, Yuan Y. A 66.1 Gbps single-pipeline AES on FPGA. In: 2013 international conference on, field-programmable technology (FPT). IEEE; 2013, p. 378\u201381.","DOI":"10.1109\/FPT.2013.6718392"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Mentens N, Batina L, Preneel B, Verbauwhede I. A systematic evaluation of compact hardware implementations for the Rijndael S-Box. In: Topics in cryptology\u2014CT-RSA 2005. Springer; 2005. p. 323\u201333.","DOI":"10.1007\/978-3-540-30574-3_22"},{"key":"1_CR19","unstructured":"NIST: FIPS 197. Advanced Encryption Standard (AES). Fed Inf Process Stand Pub. 2001;197:441\u2013311."},{"key":"1_CR20","doi-asserted-by":"crossref","unstructured":"Resende JC, Chaves R. Compact dual block AES core on FPGA for CCM protocol. In: 25th international conference, field-programmable logic and applications, FPL 2015 London, September 2\u20134. IEEE; 2015.","DOI":"10.1109\/FPL.2015.7293948"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"Resende JC, Chaves R. Dual CLEFIA\/AES cipher core on FPGA. In: Sano K, Soudris D, Hbner M, Diniz PC, editors. Applied reconfigurable computing, lecture notes in computer science, vol. 9040. Springer International Publishing; 2015. p. 229\u201340.","DOI":"10.1007\/978-3-319-16214-0_19"},{"key":"1_CR22","unstructured":"Rijmen V. Efficient implementation of the Rijndael S-Box. Dept. ESAT. Belgium: Katholieke Universiteit Leuven; 2000."},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"Rouvroy G, Standaert FX, Quisquater JJ, Legat J. Compact and efficient encryption\/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications. In: Proceedings of ITCC 2004, international conference on, information technology: coding and computing, vol.\u00a02. IEEE; 2004. p. 583\u20137.","DOI":"10.1109\/ITCC.2004.1286716"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Rudra A, Dubey PK, Jutla CS, Kumar V, Rao JR, Rohatgi P. Efficient Rijndael encryption implementation with composite field arithmetic. In: Cryptographic hardware and embedded systems CHES. Springer; 2001. p. 171\u201384.","DOI":"10.1007\/3-540-44709-1_16"},{"key":"1_CR25","unstructured":"Sasdrich P, G\u00fcneysu T. Pushing the limits: ultra-lightweight AES on reconfigurable hardware. In: Workshop on trustworthy manufacturing and utilization of secure devices. TRUDEVICE; 2015."},{"key":"1_CR26","doi-asserted-by":"crossref","unstructured":"Satoh A, Morioka S, Takano K, Munetoh S. A compact Rijndael hardware architecture with S-Box optimization. In: Boyd C, editor. Advances in cryptology ASIACRYPT 2001, vol. 2248., Lecture notes in computer science. Berlin, Heidelberg: Springer; 2001. p. 239\u201354.","DOI":"10.1007\/3-540-45682-1_15"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Sklavos N, Koufopavlou O. Architectures and VLSI implementations of the AES-proposal Rijndael. IEEE Trans Comput. 2002;51(12):1454\u20139.","DOI":"10.1109\/TC.2002.1146712"}],"container-title":["Hardware Security and Trust"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-44318-8_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T13:36:19Z","timestamp":1568727379000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-44318-8_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319443164","9783319443188"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-44318-8_1","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}